G. Steinbrück STT meeting

Slides:



Advertisements
Similar presentations
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Advertisements

DAQ System  We need to build a clone of the new test stand DAQ that is being put together at D0.
First Integration Tests Jovan Mitrevski, John Parsons Nevis Labs, Columbia University August 21/2003  on July 30/31, we successfully performed first phase.
AS Computing F451 F451 Data Transmission. What data is transmitted? Phone SMS Radio TV Internet.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 43 – The Network Interface Card (NIC)
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Input/Output 2 What is I/O? How we get the CPU to communicate with devices From the computer’s point of view, it’s just 1’s and 0’s Gets interpreted.
Output Devices. Printers Factors affecting choice Volume of output High volume require fast, heavy-duty printer Quality of print required Location of.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.
FNAL STT Meeting  H.Evans 8/9/99 Communication & Control H.EvansColumbia U. Overview of FRC Functions:  Road Info STCs,TFCs –Device Independent Data.
5/7/2004Tomi Mansikkala User guide for SVT/XTRP TX firmware v1.0 XTRP out Control FPGA Tomi: - Introduction - Control bit descriptions - Test Pattern format.
Nevis FVTX Update Dave Winter FVTX Silicon Meeting 13 July 2006.
L3 DAQ Doug Chapin for the L3DAQ group DAQShifters Meeting 10 Sep 2002 Overview of L3 DAQ uMon l3xqt l3xmon.
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
J. Linnemann, MSU 2/12/ L2 Status James T. Linnemann MSU PMG September 20, 2001.
M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.
L2 Silicon Track Trigger D0 Trigger Workshop 22 April 2002 Ulrich Heintz Boston University.
8255:Programmable Peripheral Interface
STT In-Crate CPU Bill Lee 28 April STT In-Crate CPU -- Bill Lee2 CPU Motorola Power PC Running VxWorks 5.3d EPICS Does not communicate with TCC.
20 April 2002Bill Lee APS 1 The D0 Silicon Track Trigger Bill Lee Florida State University.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 4 Report Tuesday 22 nd July 2008 Jack Hickish.
Computer System Structures
Firmware development for the AM Board
CMV-NET Chigo VRF Network Centralized Control System
The HCS12 SCI Subsystem A HCS12 device may have one or two serial communication interface. These two SCI interfaces are referred to as SCI0 and SCI1. The.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Novosibirsk, September, 2017
Initial check-out of Pulsar prototypes
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
Computer troubleshooting
* Initialization (power-up, run)
Chapter 11: Inter-Integrated Circuit (I2C) Interface
Operating Systems (CS 340 D)
Computer buses Adam Hoover connecting stuff together
(Inter-IC bus) By Tejaswini Gadicherla
SERIAL PORT PROGRAMMING
MDIO & PHY on AMIC110 April 27, 2017 Garrett Ding.
E3165 DIGITAL ELECTRONIC SYSTEM
Programmable Logic Controllers (PLCs) An Overview.
8254 Timer and Counter (8254 IC).
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Serial Communication Interface: Using 8251
Computer System Overview
Parallel communication interface 8255
Beginning C Lecture 11 Lecturer: Dr. Zhao Qinpei
Communication & Control
Programmable Interval timer 8253 / 8254
ADDRESSING MODES AND INSTRUCTION SET
Programmable Interval timer 8253 / 8254
Interrupts.
Computer troubleshooting
Overview 1. Inside a PC 2. The Motherboard 3. RAM the 'brains' 4. ROM
8253 – PROGRAMMABLE INTERVAL TIMER (PIT). What is a Timer? Timer is a specialized type of device that is used to measure timing intervals. Timers can.
Control units In the last lecture, we introduced the basic structure of a control unit, and translated our assembly instructions into a binary representation.
Programmable Interrupt Controller (PIC)
Review: The whole processor
CHAPTER 4 I/O PORT PROGRAMMING.
Sector Processor Status Report
Data Collection Module (DCM) (review, fabrication plan & chain test)
Idle Setup Run Startup Process Wait Event Event Wait Answer Send
Chapter 13: I/O Systems.
Computer Operation 6/22/2019.
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Presentation transcript:

G. Steinbrück STT meeting The FRC and the BC Georg Steinbrueck Columbia University STT meeting 10/12/01 10/12/01 G. Steinbrück STT meeting

G. Steinbrück STT meeting Testing Status: BC Timing problem prevented Qi and Tulika for 1.5 weeks to send more than one event from FRC->BC Fixed as of yesterday! Able to send 16 events, only limited by buffer size Some minor checks remain. PUT_DONE/ GET_DONE (need second mb or just a wire to VCC/gnd in respective pins) Some more tests with varying numbers of tracks. Then: Test another BC. 10/12/01 G. Steinbrück STT meeting

G. Steinbrück STT meeting Hardware STT backplanes at hand. One is being installed in a crate as we speak. FRC and motherboard on the way from BU VBD by today Two SCL mezzanine cards at hand Bill has VTMs Have glink cable that can send fake CTT data (connected to sender) PC + Byteblaster (need to (re)install Max+PlusII 10/12/01 G. Steinbrück STT meeting

G. Steinbrück STT meeting Plans with SCLR -hints in email by Dan Edmunds -plug in and test power -Send SCL_ACK to tell SCLR to lock onto serial input data stream and to drop errors. This has to be done by the FRC on power up! -Check if SCL_SYNCERROR dropped Will implement VME registers that can be written to/ read by CPU -Latch one SCL word into VME register and read by CPU? -Half test mode plans: Real SCL data and test CTT data Test SCL data and CTT data via VTM 10/12/01 G. Steinbrück STT meeting

G. Steinbrück STT meeting VBD plans Need BC for most tests. Could do some tests without: Have CPU write a word to VME register anywhere on FRC. Setup test register that sends SRDY when written to. CPU initiated VBD read Read back DONE (VBD->BM message) Note: The VBD is a picky and stubborn beast. Not well documented either! Likely it will take a while to get this going, but can build on other peoples experience. 10/12/01 G. Steinbrück STT meeting

G. Steinbrück STT meeting VBD issues Some issues: r/o pointer list is NULL terminated -> addresses cannot be 0xpppxx0000 WC and r/o pointer registers need to share the same most significant bits. VBD only checks lower bits for WC register. VBD does not care about data format. 10/12/01 G. Steinbrück STT meeting