by Yi Zhao CMPE640 ITRS presentation Fall 2005

Slides:



Advertisements
Similar presentations
Work in Progress --- Not for Publication 26 April Interconnect Working Group ITRS April 2001 Grenoble.
Advertisements

Metrology Roadmap Europe Rien Stoup(PAN Analytical) Mauro Vasconi (ST)
Work in Progress --- Not for Publication Japan Taiwan US Ken Monnig Christopher Case Europe Hans-Joachim Barth Dirk Gravesteijn Korea ITWG Meeting.
IRC Roll-Out/Plenary 4/4 Technology Node identified by xx90 –Minimum Half-Pitch of Metal 1 of either DRAM or Logic –Logic node presently being represented.
DRAFT - NOT FOR PUBLICATION 16 July 2003 – ITRS Public Conference Lithography Update ITRS Meeting San Francisco, CA July
Slide Interconnect Update –Mandeep Bamal –Christopher Case –Alexis Farcy –Robert Geffken –Dirk Gravesteijn –Harold Hosack –Mauro Kobrinsky –Tomoji.
ITRS 2001 ESH Thrust. ESH 2001 Objective Maintain a balance between: 1)Solutions to ESH requirements driven by external elements such as regulations and.
ITRS Winter Conference 2011 Incheon, Korea 1 Work in Progress: Not for Distribution 2012 ITRS Litho One Pager April 24, 2012 Mark Neisser – SEMATECH Mauro.
Litho ITRS Update Lithography iTWG July 2010.
Work in Progress --- Not for Publication Japan Shinichi Ogawa Akihiko Ohsaki Taiwan Calvin Hsueh Shin-Puu Jeng US Robert Geffken Christopher Case Europe.
2 December 2003 – ITRS Public Conference Tsinchu, Taiwan ITRS 2003 Front End Process ITRS Conference December 2, 2003 Hsinchu, Taiwan.
Michael Lercel And the rest of the Litho TWG’s
Metrology Roadmap 2003 Update EuropeUlrich Mantz (Infineon) Mauro Vasconi (ST) JapanMasahiko Ikeno (Mitsubishi) Toshihiko Osada (Fujitsu) Akira Okamoto.
Work in Progress --- Not for Publication 6 December Interconnect Working Group ITRS 2000 Lakeshore Hotel, Hsinchu, Taiwan, R.O.C. 6 December 2000.
Front End Processes 2010 ITRS
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
Work in Progress --- Not for Publication 18 July 2001 Work In Progress – Not for Publication Interconnect Working Group 2001 Draft 18 July 2001 San Francisco.
4 December 2002, ITRS 2002 Update Conference Interconnect Working Group ITRS December 2002 Tokyo.
Metrology Roadmap 2000 Update EuropeAlec Reader (Philips) Wilfried Vandervorst (IMEC) Rudolf Laubmeier (Infineon) Rudolf Laubmeier (Infineon) JapanFumio.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference PIDS Status and Key Issues: 2004 and 2005 ITRS Peter M. Zeitzoff for PIDS Technology.
Work in Progress --- Not for Publication DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference Interconnect Working Group ITRS 2004 Update.
4 December 2002, ITRS 2002 Update Conference - Tokyo Front End Processes ITRS 2002 Update Conference December 4, 2002 Tokyo, JAPAN International TWG Members:
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference ITRS FEP Challenges Continued scaling will require the introduction of new materials.
Work in Progress – Do not Publish - FEP ITRS Winter Public Conference 2012, Taiwan 1 Front End Processes ITRS 2012 Winter Public Conference.
© imec Interconnect Width Selection for Deep Submicron Designs using the Table Lookup Method Mandeep Bamal*, Evelyn Grossar*, Michele Stucchi and.
ECE 6466 “IC Engineering” Dr. Wanda Wosik
“Carbon Nanotubes for Interconnect Applications”
TSV: Via lining & filling
TLE IV By:Gian Angelo P. Calinsag. Components of Electronics RESISTOR RESISTOR CAPACITOR CAPACITOR TRANSISTOR TRANSISTOR DIODE DIODE INTEGRATED CIRCUIT.
MonolithIC 3D  Inc. Patents Pending 1 The Monolithic 3D-IC A Disruptor to the Semiconductor Industry.
מודלים של חיבורי ביניים מודלים חשמליים של חיבורי ביניים עבור מעגלי VLSI פרופ ’ יוסי שחם המחלקה לאלקטרוניקה פיזיקלית, אוניברסיטת ת ” א.
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Wire Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Temperature-Aware Design Presented by Mehul Shah 4/29/04.
Technologies for Realizing Carbon Nano-Tube (CNT) Vias Clarissa Cyrilla Prawoto 26 November 2014.
A basic property of the tiny particles that make up matter; it can be positive or negative: Some particles of matter have an electric charge. Electric.
A Methodology for Interconnect Dimension Determination By: Jeff Cobb Rajesh Garg Sunil P Khatri Department of Electrical and Computer Engineering, Texas.
1 ERD Memory Review Paul Franzon, NCSU, u Strengths u Areas for future focus u Opportunities Franzon.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
Keeping Up with Moore’s Law Who the heck is this Moore guy anyway? Gordon E. Moore was the cofounder of Intel Corporation Gordon E. Moore was the cofounder.
ITRS Factory Integration Difficult Challenges Last Updated: 30 May 2003.
Taklimat UniMAP Universiti Malaysia Perlis WAFER FABRICATION Hasnizah Aris, 2008 Lecture 2 Semiconductor Basic.
ITRS 2000 Update Work In Progress - Do Not Publish! 1 ITRS/ORTC Table Update Technology Node, DRAM Chip Size, and Logic Chip Size Update, Based on the.
ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.
1 Radiation Effects on Emerging Electronics Materials & Devices MURI Annual Review Welcome & Thanks for Being Here! AFOSR PM: Kitt Reinhardt (703)
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
EE415 VLSI Design 1 The Wire [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Wire Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Electrical Circuits. Electrical Circuit Closed path through which charge can flow A Circuit needs: 1.Source of energy (voltage) 2.Conductive path for.
1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005.
CSE 242A Integrated Circuit Layout Automation Lecture 1: Introduction Winter 2009 Chung-Kuan Cheng.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 6: January 19, 2005 VLSI Scaling.
VLSI INTERCONNECTS IN VLSI DESIGN - PROF. RAKESH K. JHA
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
4.1 Current and charge Electrical conduction Electrical conduction: * is the movement of charge carriers, eg electrons * the rate of flow of charge is.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 6: January 22, 2003 VLSI Scaling.
ITRS 2001 Renewal Work In Progress - Do Not Publish!
Lithography By: Ryan Levin.
14 February, 2004SLIP, 2004 Self-Consistent Power/Performance/Reliability Analysis for Copper Interconnects Bipin Rajendran, Pawan Kapur, Krishna C. Saraswat.
EE141 Chapter 4 The Wire March 20, 2003.
NanoMadeo Introduction of Error Correcting Schemes in the Design Process of Self-Healing Circuits for Nanoscale Fabrics.
Chapter 4 Interconnect.
Carbon Nanotube Vias By: Rhesa Nathanael.
Signal Propagation Along Interconnects
Atomistic materials simulations at The DoE NNSA/PSAAP PRISM Center
MOSFET Scaling ECE G201.
Electricity Electric Current.
Summary Current density in a signal line was estimated, based on the simple circuit shown in Fig.1. This circuit is scaled down according to ITRS 2003.
Electrical and Electronics Engineering Materials
Presentation transcript:

by Yi Zhao CMPE640 ITRS presentation Fall 2005 Interconnects by Yi Zhao CMPE640 ITRS presentation Fall 2005

Table Of Content Update of Changes Difficulties and Challenges Examples Questions

2004 Update Highlights Minor changes since 2003 Changes Clarification on what is meant by metal1 New metrics’ Resistivity of copper Mean free path of charge carriers Portion of electron secularly reflected from the wall

2004 Update Highlights (cont.) Minor DRAM changes (via and contact resistivity). This issue is a RED priority. Interconnect roadmap is seen as “red bricks” issue by the end of this decade.

Difficulty/Challenges (>45nm) through 2009 Material to meet conductivity and dielectric permittivity requirements* Manufacturability challenges* Reliability challenges 3D control issues Manufacturability and defect management

Difficulty/Challenges (<45nm) beyond 2009 Mitigate effects of size when it comes to interconnect structures 3D control issues Patterning, cleaning, filling issures Integration of new processes, interconnects for emerging devices Solutions which address global wiring scaling issues*

Example Year 2003 2004 2005 2006 2007 2008 2009 Tech node hp90 hp65 DRAM ½ pitch (nm) 100 90 80 70 65 57 50

Questions