Translating Quantum Gate  Adiabatic

Slides:



Advertisements
Similar presentations
Quantum Computation and Quantum Information – Lecture 3
Advertisements

Quantum Circuit Decomposition
Logic Gates.
University of Queensland
Reversible Gates in various realization technologies
Modular Combinational Logic
Combinational Circuits ENEL 111. Common Combinationals Circuits NAND gates and Duality Adders Multiplexers.
Midterm Exam for Quantum Computing Class Marek Perkowski.
Quantum Speedups DoRon Motter August 14, Introduction Two main approaches are known which produce fast Quantum Algorithms The first, and main approach.
A Transformation Based Algorithm for Reversible Logic Synthesis D. Michael Miller Dmitri Maslov Gerhard W. Dueck Design Automation Conference, 2003.
Derivatives of Perkowski’s Gate k f2 g h t t De Vos gates  f1f1  A B P Q Feynman gates A B P f 2f 2  C Q R Toffoli gates Q P f 2 A C R B S D 0.
Dirac Notation and Spectral decomposition Michele Mosca.
1 Recap (I) n -qubit quantum state: 2 n -dimensional unit vector Unitary op: 2 n  2 n linear operation U such that U † U = I (where U † denotes the conjugate.
Introduction to Quantum Logic 2002/10/08 Tuesday Jung-wook Kim.
Minimization Techniques for Reversible Logic Synthesis.
Arithmetic-Logic Units (ALUs). The four-bit adder The basic four-bit adder always computes S = A + B + CI But by changing what goes into the adder inputs.
Introduction to Quantum logic (2) Yong-woo Choi.
Quantum Algorithms Preliminaria Artur Ekert. Computation INPUT OUTPUT Physics Inside (and outside) THIS IS WHAT OUR LECTURES WILL.
ROM-based computations: quantum versus classical B.C. Travaglione, M.A.Nielsen, H.M. Wiseman, and A. Ambainis.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Classical Versus Quantum. Goal: Fast, low-cost implementation of useful algorithms using standard components (gates) and design techniques Classical Logic.
Binary Addition CSC 103 September 17, 2007.
XOR and XNOR Logic Gates. XOR Function Output Y is TRUE if input A OR input B are TRUE Exclusively, else it is FALSE. Logic Symbol  Description  Truth.
Chapter 4 The Building Blocks: Binary Numbers, Boolean Logic, and Gates.
+ CS 325: CS Hardware and Software Organization and Architecture Combinational Circuits 1.
1 Cost Metrics for Reversible and Quantum Logic Synthesis Dmitri Maslov 1 D. Michael Miller 2 1 Dept. of ECE, McGill University 2 Dept. of CS, University.
Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.
1 hardware of quantum computer 1. quantum registers 2. quantum gates.
Digital Logic. 2 Abstractions in CS (gates) Basic Gate: Inverter IO IO GNDI O Vcc Resister (limits conductivity) Truth Table.
Logic Design CS 270: Mathematical Foundations of Computer Science Jeremy Johnson.
Quantum Computing Reversibility & Quantum Computing.
Computer Science 101 More Devices: Arithmetic. From 1-Bit Equality to N-Bit Equality = A B A = B Two bit strings.
1 Introduction to Quantum Information Processing CS 467 / CS 667 Phys 667 / Phys 767 C&O 481 / C&O 681 Richard Cleve DC 653 Lecture.
Gates & Logic Computer Organization I 1 August 2009 © McQuain, Feng & Ribbens Logic Design Goal:to become literate in most common concepts.
IPQI-2010-Anu Venugopalan 1 qubits, quantum registers and gates Anu Venugopalan Guru Gobind Singh Indraprastha Univeristy Delhi _______________________________________________.
Quantum Cost Calculation of Reversible Circuit Sajib Mitra MS/ Department of Computer Science and Engineering University of Dhaka
How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B
Logic Gates and Boolean Algebra Introduction to Logic II.
Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.
BDD-based Synthesis of Reversible Logic for Large Functions Robert Wille Rolf Drechsler DAC’09 Presenter: Meng-yen Li.
Combinational Design, Part 2: Procedure. 2 Topics Positive vs. negative logic Design procedure.
Attendance Syllabus Textbook (hardcopy or electronics) Groups s First-time meeting.
Quantum gates SALEEL AHAMMAD SALEEL. Introduction.
Combinational Circuits
Sequential Circuit Design
Logic Gates.
Logic Gates Benchmark Companies Inc PO Box Aurora CO
Computer Architecture CST 250
CS/COE0447 Computer Organization & Assembly Language
Elec 2607 Digital Switching Circuits
Introduction to Verilog
Polynomial Construction for Arithmetic Circuits
Logic Gates.
CSE 370 – Winter Combinational Implementation - 1
Boolean Algebra.
Week 7: Gates and Circuits: PART II
Programmable Configurations
Logic Gates.
Digital Logic.
Chap 4 Quantum Circuits: p
Introduction to Quantum logic (2)
Logic Gates.
OSU Quantum Information Seminar
Unit 10 Arithmetic-logic Units
Homework 2 This homework is the first use of quantum gates. In lectures we learned about the following gates: inverter, Feynman (controlled NOT), Toffoli.
Digital Logic.
Quantum Computation and Information Chap 1 Intro and Overview: p 28-58
Logic Gates.
XOR, XNOR, and Binary Adders
XOR Function Logic Symbol  Description  Truth Table 
Presentation transcript:

Translating Quantum Gate  Adiabatic Based on Gates for Adiabatic Quantum Computing by Richard H. Warren, arXiv:1405.2354, 2014

Remember XOR? Introduce an ancilla qubit to make it, one solution: A+B+Y+4a+2AB-2AY-4Aa-2BY-4Ba+4Ya 1 1 1

Remember XOR? Introduce an ancilla qubit to make it, one solution: A+B+Y+4a+2AB-2AY-4Aa-2BY-4Ba+4Ya Verified: a1 a2 a3 a4 b12 b13 b14 b23 b24 b34 1 4 2 -2 -4   q1 q2 q3 q4 Objective 9

From Boolean Logic to Gates Boolean gates are already revisible But gates do not fit 2-local Ising model – or so it seems at first Problem: need steps to iterate through sequence of gates, options: Need a counter, +1 in each step adiabatic gate only “fires” when counter=i for ith gate use “outputs” of Hamiltonian Hi to drive “inputs” of Hi+1 we’ve done this before: compose adder  multi-bit adder

From Boolean Logic to Gates (2) Problem: need building blocks for gates CNOT same truth table as XOR just copy in-x  out-x Reversible by applying outputs as new inputs All other gates are One-bit gates + CNOT

From Boolean Logic to Gates (3) if in_c1 & in_c2 then result = not(target) else result = target Toffoli gate: 6 CNOT + 1-bit gates Adiabatic Toffoli: 1 CNOT, 6 qubits: controls c1,c2; target t, result r, ancillas a,b xb=xc1xc2 xb =1 iff xc1=1=xc2 if xb=0xr=xt if xb=1xr=1-xt

From Boolean Logic to Gates (4) Adiabatic Toffoli: Same as CNOT  XOR Qubo: 2xbxt-2(xb+xt)xr-4(xb+xt)xa+4xrxa+xb+xt+4xa xb=xc1xc2 Qubo: xc1xc1-2(xc1+xc2)xb+3xb Add both Qubos: -4xaxb+4xaxr-4xaxt-2xbxc1-2xbxc2-2xbxr+2xbxt+xc1xc1-2xrxt+4xa+4xb+xr+xt Hamiltonian coefficients  Reversible by applying outputs as new inputs 6 qubits, XOR, equal inputs outputs

From Boolean Logic to Gates (5) Fredkin Gate: if c then swap i,j, or: m=(1-c)i+cj, p=ci+(1-c)j Adiabatic Fredkin Qubos: -ci+cj+2cim-2cjm+i-2im+m ci-cj-2cip+2cjp+j-2jp+p Not in 2-local Ising formatancillas, a=cm, b=cp Add equal qubos: cm-2(c+m)a+3a and cp-2(c+p)b+3b -4ac+2ai-2aj-4am+4bc-2bi+2bj=4bp+2cm+2cp-2im-2jp+6a+6b+i+j+m+p Reversible (outputs m,p  new inputs i,j) 7 qubits, swap+2xequal inputs outputs

From Boolean Logic to Gates (6) Hadamard Gate: Let |0> and |1> be 1st/2nd vectors in basis  for 2-dimensional space H maps |0>  (|0>+|1>)/2 and |1>(|0>-|1>)/2 Since =a|0>+b|1>, H=aH|0>+bH|1>=((a+b)|0>+(a-b)|1>)/2 (Fourier) Matrix notation: a2+b2=1  Vector notation: H(a,b)=( (a+b)/2, (a-b)/2 ) Adiabatic Hadamard: for qubits i,j with local field hii and hjj (weights) H(i,j)( (hi+hj)/2, (hi -hj)/2) so for output qubits q,p, their weights hq=(hi+hj)/2, hp=(hi-hj)/2 4 qubits

From Boolean Logic to Gates (7) Adiabatic Hadamard: for qubits i,j with local field hii and hjj (weights) H(i,j)( (hi+hj)/2, (hi-hj)/2) so for output qubits q,p, their weights hq=(hi+hj)/2, hp=(hi-hj)/2 Reversible since hi=(hp+hq)/2 and hj=(hp-hq)/2 Assumes hi2+ hj2=1 So if (hi,hj)=(1,0) and (hp,hq)=(0,1)  hp2+hq2=1 This is were it gets wild, claim: Need i=1 s.t. hii reflects correct local field (weights), 2 options: Coupler Ji,k between i and k needs to be adjusted (“balanced”) Add penalty –xi , where xi є{0,1}

Implications (1) Can auto-translate simple gates  adiabatic Open problems: Other simple qubit Pauli gates Harder problems: Generalization to any spins  infeasible or just more qubits? Project 1: create translator gates  adiabatic Try for sample circuits Adder Toffoli composed of simple gates Etc. Project 2: optimize circuits Try to replace know sub-circuits with cheaper ones E.g., multi-gate Toffoli  adiabatic Toffoli (feasible?)

Implications (2) Can we auto-translate adiabatic  simple gates ??? Project 3: start with boolean logic qubos  should be feasible Could also start w/ S. Pakin’s quasm macros Limited to netlist logic macros that are required Generalize to other qubos Need to modularize, find building blocks  harder Try for sample circuits Question: Can we define the subset of programs that can be translated from AB and BA?