Wendy Taylor STT Meeting Fermilab September 28, 2001

Slides:



Advertisements
Similar presentations
Contest format 5 hours, around 8-12 problems One computer running (likely)Linux, plus printer 3 people on one machine No cell phones, calculators, USB.
Advertisements

Oct 14, 2003Vivek Jain – BNL Beauty Recent Results from D0 Vivek Jain Brookhaven National Lab (D0 Collaboration) Beauty 2003.
Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.
The Silicon Track Trigger (STT) at DØ Beauty 2005 in Assisi, June 2005 Sascha Caron for the DØ collaboration Tag beauty fast …
2010/3/81 Lecture 8 on Physical Database DBMS has a view of the database as a collection of stored records, and that view is supported by the file manager.
A Parallel Algorithm for Hardware Implementation of Inverse Halftoning Umair F. Siddiqi 1, Sadiq M. Sait 1 & Aamir A. Farooqui 2 1 Department of Computer.
Computer Arithmetic Integers: signed / unsigned (can overflow) Fixed point (can overflow) Floating point (can overflow, underflow) (Boolean / Character)
Kathy Grimes. Signals Electrical Mechanical Acoustic Most real-world signals are Analog – they vary continuously over time Many Limitations with Analog.
Chapter 3 Computing with Numbers
Python Programming, 2/e1 Python Programming: An Introduction to Computer Science Chapter 3 Computing with Numbers.
Python Programming: An Introduction to Computer Science Chapter 3 Computing with Numbers Python Programming, 2/e1.
Simple Data Type Representation and conversion of numbers
Vahé Karamian Python Programming CS-110 CHAPTER 3 Computing with Numbers.
06/15/2009CALICE TB review RPC DHCAL 1m 3 test software: daq, event building, event display, analysis and simulation Lei Xia.
Fixed-Point Arithmetics: Part II
C++ for Engineers and Scientists Second Edition Chapter 6 Modularity Using Functions.
MdcPatRec Tracking Status Zhang Yao, Zhang Xueyao Shandong University.
HW/SW PARTITIONING OF FLOATING POINT SOFTWARE APPLICATIONS TO FIXED - POINTED COPROCESSOR CIRCUITS - Nalini Kumar Gaurav Chitroda Komal Kasat.
Number Systems and Codes. CS2100 Number Systems and Codes 2 NUMBER SYSTEMS & CODES Information Representations Number Systems Base Conversion Negative.
David N. Brown Lawrence Berkeley National Lab Representing the BaBar Collaboration The BaBar Mini  BaBar  BaBar’s Data Formats  Design of the Mini 
Quick and Easy Binary to dB Conversion George Weistroffer, Jeremy Cooper, and Jerry Tucker Electrical and Computer Engineering Virginia Commonwealth University.
LAV Software Status Emanuele Leonardi – Tommaso Spadaro Photon Veto WG meeting – 2015/03/24.
17-Aug-00 L.RistoriCDF Trigger Workshop1 SVT: current hardware status CRNowFinal Hit Finders64242 Mergers31616 Sequencers2312 AMboards4624 Hit Buffers21212.
The CDF Online Silicon Vertex Tracker I. Fiori INFN & University of Padova 7th International Conference on Advanced Technologies and Particle Physics Villa.
Sep. 10, 2004Hobbs1 STT Fitting and Luminosity Fitting hardware description Current situation –Processing time –Instantaneous Lumi Dependence Possible.
High Speed Digital Systems Lab. Agenda  High Level Architecture.  Part A.  DSP Overview. Matrix Inverse. SCD  Verification Methods. Verification Methods.
1 Request for MuDst revision Y.Fisyak, 03/05/08 S&C meeting.
AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.
G. Steinbrück 11-October The DØ Silicon Track Trigger Georg Steinbrück Columbia University, New York Collaboration Meeting 10/11/2002  Introduction.
STT simulations (Horst Wahl, 25 February 2000) l trigger simulation  (Silvia Tentindo-Repond, Sailesh Chopra, John Hobbs with help from Brian Connolly,
IceCube simulation with PPC Photonics: 2000 – up to now Photon propagation code PPC: now.
Fast Tracking of Strip and MAPS Detectors Joachim Gläß Computer Engineering, University of Mannheim Target application is trigger  1. do it fast  2.
Data Types and Conversions, Input from the Keyboard CS303E: Elements of Computers and Programming.
The DØ Silicon Track Trigger Wendy Taylor IEEE NSS 2000 Lyon, France October 17, 2000  Introduction  Overview of STT  STT Hardware Design u Motherboard.
Negative binary numbers 1 Computer Architectures M.
Requirements for the O2 reconstruction framework R.Shahoyan, 14/08/
STT In-Crate CPU Bill Lee 28 April STT In-Crate CPU -- Bill Lee2 CPU Motorola Power PC Running VxWorks 5.3d EPICS Does not communicate with TCC.
Software. Introduction n A computer can’t do anything without a program of instructions. n A program is a set of instructions a computer carries out.
Software Update Takashi HACHIYA RIKEN 2012/2/10RIKEN VTX software meeting1.
11/20/01Giovanni Punzi Items for restart of run Unify.gcon and.ifit (gcon V3.0 (fcon?)) –Got more comments/did some format changes –Code written to produce.
FPGA Helix Tracking Algorithm -- VHDL implementation Yutie Liang, Martin Galuska, Thomas Geßler, Wolfgang Kühn, Jens Sören Lange, David Münchow, Björn.
3/2/2000 Hobbs, Silicon Mtng 1 STT & SMT Assembly Precision Method Results –no in situ alignment –w/in situ alignment Conclusions Stress difference between.
CS2100 Computer Organisation
CSE 220 – C Programming Bitwise Operators.
Digital Logic and Computer Organization
BASIC ELEMENTS OF A COMPUTER PROGRAM
Hit Triplet Finding in the PANDA-STT
Overview of the ATLAS Fast Tracker (FTK) (daughter of the very successful CDF SVT) July 24, 2008 M. Shochet.
Update on the FPGA Online Tracking Algorithm
CHAPTER 4: Representing Integer Data
9/12/2018.
Kevin Burkett Harvard University June 12, 2001
William Stallings Computer Organization and Architecture 7th Edition
CS1010 Programming Methodology
C++ for Engineers and Scientists Second Edition
The Silicon Track Trigger (STT) at DØ
Computer Organization & Compilation Process
STT Simulator Status and To Do List
Beam Tilt & TFC: Can we see a (MC) beam tilt?
Status of LHETRACK Tracking with STT+MVD Stefano Spataro
Storing Negative Integers
Beam Tilt & TFC: Can we see a (MC) beam tilt?
4-9问题的形式化描述.
Sridhar Rajagopal, Srikrishna Bhashyam,
Unit 3: Variables in Java
Computer Organization & Compilation Process
A Parallel Algorithm for Hardware Implementation of Inverse Halftoning
Presentation transcript:

Wendy Taylor STT Meeting Fermilab September 28, 2001 Track Fit Code Status Wendy Taylor STT Meeting Fermilab September 28, 2001

Matrix Lookup Table Algorithm 3 parameters (pi) 2 CFT hits + 4(3) SMT hits (rj, j) Use 160  slices (SuperRoads) where rjrlayer to limit number of matrices Mij

CFT/SMT Coordinate LUTs SMT LUT stores residual radius (precision, small LUT yields reference radius per layer) Store  range per TFC (precision, small LUT provides reference  per TFC) : “slight” problem in that  range currently overflows 16 bits due to ladders extending beyond 37.5°

Lookup Tables Status 12 inverse matrix LUTs, with packed 16 bit integers, one for each TFC 6 SMT coord-conv LUTs, one for each crate  change to 12, one for each TFC CFT coord-conv LUTs cover whole detector, stored in DSP data memory PT bin LUT stored in DSP memory converts curvature  to PT bin, for output

Integer Fit Algorithm Status C++ version converted to C for running on DSP - compiles and runs in TI Simulator C++ wrapper provides bit-wise input information expected from FRC and STC and performs SMT coord conversion C code compiles within tsim_l2stt, and runs: compare 59% tracking efficiency to nominal 67% - known problems remain

Integer Fit Algorithm Tasks Rescale the integer values to fix SMT LUT overflow problem and remove last 3 divisions from 2 calculation (flexibility) Handle in wrapper code the case where the FRC track goes to 2 neighboring TFCs Include beam spot correction and impact parameter significance computation Update SMT LUT to handle 7-bit sequencer ID and break sextants into TFCs