Quick Presentation: 16Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.

Slides:



Advertisements
Similar presentations
Introduction to PIC Microcontrollers
Advertisements

Computer Engineering II
Computer Organization and Architecture
Microprocessor System Design. Outline Address decoding Chip select Memory configurations.
System Design Tricks for Low-Power Video Processing Jonah Probell, Director of Multimedia Solutions, ARC International.
MICROCONTROLLER BASED TELECOM SWITCH SPONSORED BY: ARJ ASIA External Guide: Mr. Jitendra Date Internal Guide: Mr. M.B. Tirmare By: Neha Purandare Janhavi.
Flip-Flops.
Memory Technology “Non-so-random” Access Technology:
Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.
Prepared by Eng. Musa Alyaman1 Chapter Seven Chapter Seven PIC16F87x.
Owner : SAYD Cypress Confidential Sales Training 2/21/ FTDI FT232R vs. USB Serial CY7C65213 USB - UART Converter Cable USB to UART Conversion at.
Sales Training 3/15/2013 Owner : JOCA Cypress Confidential TI UCD90160 vs. Cypress PSoC 3 Power Supervision Applications More Rails on a One-chip Solution.
Owner: TUP Rev *D Cypress Introduces the Industry’s Fastest High-Density NVRAM Solution 16Mb nvSRAM New Product Introduction 16Mb nvSRAM New.
Owner: SKRG Rev *A Tech lead: EWOO 1Mb Quad SPI nvSRAM Quick Presentation 1 Quick Presentation: 1Mb Quad SPI nvSRAM Eliminate Batteries and Reduce.
Cypress Roadmap: Aerospace Memory
Owner: NJX Rev ** Automotive Asynchronous SRAM Product Family Presentation Cypress Has the Industry’s Broadest Portfolio of High-Speed, Low-Power.
Owner: JAYA Cypress Timing Solutions Roadmap Rev*BBUM: CNX Q Cypress Roadmap: Timing Solutions.
Cypress Confidential Owner: VBHU Sales Training 03/15/2013 Everspin MR4A16B vs. Cypress 16Mb NVSRAM High Frequency Parallel NVSRAM with Multiple Interface.
Owner: SKRG Rev *F Tech lead: EWOO 1Mb Quad SPI nvSRAM New Product Introduction New Product Introduction: 1Mb Quad SPI nvSRAM Eliminate Batteries.
Chapter 6: Internal Memory Computer Architecture Chapter 6 : Internal Memory Memory Processor Input/Output.
Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.
Owner : LUOS Cypress Confidential Sales Training 3/13/ The Industry’s Highest Performance, Standardized Networking Memory GSI SQ-IIIe vs. Cypress.
Owner: ABVY Synchronous SRAM Roadmap Rev *BBUM: OHP Q Cypress Roadmap: Synchronous SRAMs.
Owner: ABVY (SKRG, OHP, DCN, GHR, DSG, GMRL, JMY) Synchronous SRAM With On-Chip ECC Quick Presentation Rev **Tech Lead: SKRG 1 High-Performance,
CoolRunner XPLA3 CPLD Overview - August 2000 File Number Here ®
Semiconductor memory utilization. Memories 2/20 Main memory map Timings Power supplying.
New Product Introduction: Synchronous SRAM with On-Chip ECC ECC = Error-Correcting Code High-Performance, Low-Power Synchronous SRAMs With On-Chip ECC.
Quick Presentation: 128Mb to 1Gb Quad SPI FL-S NOR Flash Family FL-S = Cypress’s 3.0-V, 65-nm NOR Flash Memory Family With MirrorBit®1 Technology The.
Owner: MRAN Rev *D Tech lead: EWOO 4Mb Serial F-RAM New Product Introduction Cypress Introduces the Industry’s First 4Mb Serial F-RAM New Product.
Owner: RHOE Rev **Tech lead: EWOO NVRAM Product Overview New Product Presentation NVRAM Product Overview Cypress Provides the Industry’s Fastest.
Owner: PAJEHigh-Performance 4-PLL Clock Generator Pop-up Presentation Rev ** High-Performance 4-PLL Clock Generator Cypress Delivers Industry-Leading.
LMH Gbps HD/SD SDI Reclocker with Integrated Cable Driver 1 Date Created:08/28/2015.
I 2 C I/O Expanders 9520/9540/ CY8C9520 / CY8C9540 / CY8C9560 I 2 C Port Expanders CY8C9520 / CY8C9540 / CY8C / 40 / 60 individually configurable.
Q Cypress Roadmap: Nonvolatile RAM Owner: TUPNonvolatile RAM Roadmap Rev *KBUM: RHOE.
Owner: SAYD16Mb Asynchronous SRAM with ECC Pop-up Presentation Rev ** New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Owner: SAYD16Mb Asynchronous SRAM with ECC New Product Introduction (Engineering) Rev *F High-Speed and Low-Power Asynchronous SRAMs With On-Chip.
Computer Architecture Chapter (5): Internal Memory
Title 1 128Mb to 512Mb KL-S/KS-S HyperFlash™ Families New Product Introduction (Engineering) Owner: RYSU/HIIN Rev *ATech lead: MAMC The Industry’s.
Owner: TUP Rev *B Tech lead: EWOO 1 4Kb-128Kb Serial F-RAM Family New Product Introduction New Product Introduction: 4Kb-128Kb Serial F-RAM™ Family.
Owner: ANSI/EWOO Rev *A Tech lead: NKUL 128Mb to 1Gb Quad SPI, FL-S NOR Flash Family NPI (Customer) The Industry’s Fastest Quad SPI NOR Flash.
Chapter 5 - Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization.
New Product Introduction: 64Mb to 2Gb Parallel Page Mode GL-S NOR Flash Memory Family GL-S = Cypress’s 3.0-V, 65-nm Parallel NOR Flash Memory with MirrorBit®1.
Cypress Roadmap: Nonvolatile RAMs Q
Issues in FPGA Technologies
Cypress Introduces the Industry’s First 4Mb Serial F-RAM
Cypress Roadmap: Platform PSoC®
Product Family Presentation: NVRAM Product Overview
Product Family Presentation: NVRAM Product Overview
William Stallings Computer Organization and Architecture 7th Edition
Product Family Presentation: Automotive Asynchronous SRAM
Hands On SoC FPGA Design
PRE-PROGRAMMED DIGITAL SCROLLING MESSAGE
This chapter in the book includes: Objectives Study Guide
Memory Interfacing.
Cypress Roadmap: CapSense® Controllers
New Product Introduction: 4Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Memory Units Memories store data in units from one to eight bits. The most common unit is the byte, which by definition is 8 bits. Computer memories are.
RAILWAY TRACK SNAP NOTIFICATION
William Stallings Computer Organization and Architecture 7th Edition
Cypress PSoC 3 vs. TI UCD90160 Power Supervision Applications
Cypress Automotive Flash Roadmap (NDA)
William Stallings Computer Organization and Architecture 8th Edition
The Xilinx Virtex Series FPGA
Computer Architecture
William Stallings Computer Organization and Architecture 8th Edition
Cypress Roadmap: CapSense® Controllers
The Nostalgic 4 ECE 477 Group 5 Peter Salama John Mastarone
第四章 80386的存贮器和输入/输出接口 作业:P335 5,7,13,17,21,25,36,37,41,44,45,46,48,52,65 21:46.
William Stallings Computer Organization and Architecture 8th Edition
Cypress Roadmap: Asynchronous SRAMs
Presentation transcript:

Quick Presentation: 16Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve System Reliability

Cypress Is the SRAM Market Leader Cypress is the world’s largest and most experienced Asynchronous SRAM supplier >40% market share Designed 10 generations of Asynchronous SRAMs Invests more in R&D than any other competitor does Cypress has the broadest Asynchronous SRAM portfolio 600 Asynchronous SRAMs Fast Asynchronous SRAMs from 64Kb to 32Mb MoBL® (micropower) SRAMs with densities from 64Kb to 64Mb Industrial, automotive and rad-hard products Our newest SRAMs with on-chip ECC for single-bit error detection and correction Cypress is the most dependable Asynchronous SRAM supplier Lead times of ≤5 weeks, better than 99.4% on-time delivery Multiple qualified fabs, assembly sites and test sites Legacy part support up to 20 years The world’s SRAM market leader introduces the 16Mb Asynchronous SRAM with ECC 2

Low-Power SRAM (MoBL® : More Battery Life) Asynchronous SRAM Portfolio High Density | Wide Voltage Range | Automotive A, E1,2 | On-chip ECC3 Fast SRAM Low-Power SRAM (MoBL® : More Battery Life) PowerSnooze™4 Serial SRAM Non-ECC ECC3 Quad-SPI, ECC3 32Mb-128Mb Other Densities NDA Required Contact Sales CY6218x 64Mb; 2.5, 3.0 V 55 ns; x8, x16 Ind5 Other Densities NDA Required Contact Sales Other Densities NDA Required Contact Sales Other Densities NDA Required Contact Sales CY7C107x 32Mb; 3.3 V 12 ns; x8, x16 Ind5 CY6217x 32Mb; 2.5, 3.0, 5.0 V 55 ns; x8, x16 Ind5 CY7C106x 16Mb; 1.8, 3.3 V 10 ns; x8, x16, x32 Ind5 CY7C106x 16Mb; 1.8-5.0 V 10 ns; x8, x16, x32 Ind5, Auto E2 CY6216x 16Mb;1.8, 3.0, 5.0 V 45 ns; x8, x16 Ind5, Auto A1 CY6216x 16Mb; 1.8-5.0 V 45 ns; x8, x16, x32 Ind5, Auto E2 CY7S106x 16Mb; 1.8-5.0 V 10 ns; x8, x16, x32 Ind5, Auto E2 CY7C105x 8Mb; 3.3 V 10 ns; x8, x16 Ind5 CY7C1012 12Mb; 3.3 V 10 ns; x24 Ind5 CY6215x 8Mb; 1.8, 3.0, 2.5-5V 45 ns; x8, x16 Ind5, Auto A, E1,2 2Mb-16Mb CY7C104x 4Mb; 3.3, 5.0 V 10 ns; x4, x8, x16 Ind5, Auto A, E1,2, RH6 CY7C1034 6Mb; 3.3 V 10 ns; x24 Ind5 CY6214x 4Mb; 1.8, 3.0, 2.5-5V 45 ns; x8, x16 Ind5, Auto A, E1,2 CY7C1010/11 2Mb; 3.3 V 10 ns; x8, x16 Ind5, Auto A, E1,2 CY7C1024 3Mb; 3.3 V 10 ns; x24 Ind5 CY6213x 2Mb; 1.8, 2.5-5.0 V 45 ns; x8, x16 Ind5, Auto A, E1,2 CY7C1020 512Kb; 2.6, 3.3, 5.0V 10 ns; x16 Ind5, Auto E2 CY7C1019/21/100x 1Mb; 2.6, 3.3, 5.0 V 10 ns; x4, x8, x16 Ind5, Auto A, E1,2 CY6212x 1Mb; 2.5-5.0 V 45 ns; x8, x16 Ind5, Auto A, E1,2 64Kb-1Mb CY7C185 64Kb; 5.0 V 15 ns; x8 Ind5 CY7C19x/1399 256Kb; 3.3, 5.0 V 10 ns; x4, x8 Ind5, Auto A1 CY6264 64Kb; 5.0 V 55 ns, 70 ns; x8 Ind5 CY62256 256Kb; 1.8, 3.0, 5.0V 55 ns; x8 Ind5, Auto A, E1,2 1 AEC-Q100 −40ºC to +85ºC 2 AEC-Q100 −40ºC to +125ºC 3 Error-correcting code 4 Fast SRAM with low-power sleep mode 5 Industrial grade −40ºC to +85ºC 6 Radiation hardened, military grade −55ºC to +125ºC New Production Sampling Development/Concept 3

Fast SRAM Family with ECC and PowerSnooze Applications Family Table Switches and routers IP phones Test equipment Automotive Computation servers Military and aerospace systems Density MPN Access Time Supply Current (Max. at 85ºC) 4 Mb CY7C104x 10 ns 45 mA 8 CY7C105x 60 16 CY7C106x 110 32 CY7C107x 12 150 64 CY7C108x 128 CY7C109x 200 Features Block Diagram Access time: 10 ns for 16Mb (see Family Table) Bus-width configurations: x8, x16 and x32 Wide operating voltage range: 1.65-5.5 V Industrial and automotive temperature grades Industry-standard, RoHS-compliant packages Error-Correcting Code (ECC) to detect/correct single-bit errors Bit-interleaving to avoid multi-bit errors Error indication (ERR) pin to indicate single-bit errors PowerSnooze: Additional power-saving (deep-sleep) mode with a deep-sleep current of 22 µA for 16Mb Fast SRAM with ECC SRAM Array ECC Encoder Input Buffer Address Decoder 18-23 8, 16, 32 Address Data I/O Mux ERR SRAM Array Sense Amps ECC Decoder Control Logic CE OE WE BHE1 BLE2 Collateral Availability Preliminary Datasheet: Contact Sales Sampling: Q2 2014 (16Mb) Production: Q4 2014 (16Mb) 1 Byte high enable 2 Byte low enable 4

MoBL® SRAM Family With ECC Applications Family Table Programmable logic controllers Handheld devices Multifunction printers Automotive Implantable medical devices Computation servers Density MPN Standby Current (Max. at 85ºC) Standby Current (Typ. at 25ºC) 4 Mb CY6214x 7 µA 2.5 8 CY6215x 9 3.0 16 CY6216x 4.7 32 CY6217x 58 9.0 64 CY6218x 128 CY6219x 116 18.0 Features Block Diagram Access time: 45 ns Standby current: 16 µA for 16Mb Bus-width configurations: x8, x16 and x32 Wide operating voltage range: 1.65-5.5 V Industrial and automotive temperature grades Industry-standard, RoHS-compliant packages Error-Correcting Code (ECC) to detect/correct single-bit errors Bit-interleaving to avoid multi-bit errors Error indication (ERR) pin to indicate single-bit errors MoBL®3 SRAM with ECC CE OE WE BHE1 BLE2 I/O Mux Address Decoder Sense Amps ECC Decoder Input Buffer ECC Encoder Control Logic SRAM Array 18-23 Address Data 8, 16, 32 ERR Collateral Availability Preliminary Datasheet: Contact Sales Sampling: Q3 2014 (16Mb) Production: Q4 2014 (16Mb) 1 Byte high enable 2 Byte low enable 3 More Battery Life 5

Getting Started With the 16Mb Asynchronous SRAM With ECC Visit the 16Mb Asynchronous SRAM with ECC Web Page to Learn More Download the full Asynchronous SRAM Roadmap at www.cypress.com/?rID=95698 Download the preliminary datasheet at www.cypress.com/?rID=94881 7