ASIC PMm2 Digital part Frédéric DULUCQ 08/02/2008.

Slides:



Advertisements
Similar presentations
Jeudi 19 février 2009 Status of SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin-Chassard, Christophe de La.
Advertisements

Sistemi Elettronici Programmabili13-1 MULTI OSC + CLOCK FILTER LVD POWER SUPPLY CONTROL 8 BIT CORE ALU PROGRAM MEMORY RAM I2CI2C PORT A SPI PORT B 16-BIT.
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Analog to Digital Converters (ADC)
Mixed Signal Integrated Circuit Design
© Bob York Gates +5 V 1 kΩ Out +5 V A B Out In 1 kΩ +5 V A B Out
Analog-to-Digital Converters
Analog-to-Digital Converters Lecture L11.2 Section 11.3.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
Embedded System Design Laboratory October 11, 2002Stanford University - EE281 Lecture #4#1 Lecture #4 Outline Announcements Project Proposal AVR Processor.
Digital to Analogue Converter
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Development of an ASIC for reading out CCDS at the vertex detector of the International Linear Collider Presenter: Peter Murray ASIC Design Group Science.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
The Silicon Laboratories C8051F020
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
Vendredi 18 décembre 2015 Status report on SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin- Chassard, Christophe.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
17-19/03/2008 Frédéric DULUCQ Improvements of ROC chips VFE - ROC.
Low Power, High-Throughput AD Converters
0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.
Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.
CSNSM 14-16/09/2011 Frédéric DULUCQ Digital part of SPIROC 3.
PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei
Selma Conforti Frédéric Dulucq Mowafak El Berni Christophe de La Taille Gisèle Martin-Chassard Wei Wei *
1 Second generation Front-end chip for H-Cal SiPM readout : SPIROC Réunion EUDET France – LAL – jeudi 5 avril 2007 M. Bouchel, F. Dulucq, J. Fleury, C.
Laboratoire de Physique Corpusculaire - Caen S. Drouet – FEAST Front-End Asic for Snemo Tracker Journées VLSI–PCB–FPGA–IAOCAO.
SPIROC ADC measurements S. Callier, F. Dulucq, C. de La Taille, M. Faucci, R. Poeschl, L. Raux, J. Rouenne, V. Vandenbussche.
ASAD Workshop Saclay (CEA Irfu) November 25, AGET circuit: Application Information actar.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
SKIROC status Calice meeting – Kobe – 10/05/2007.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Digital to analog converter [DAC]
ASIC Skiroc 2 Digital part
SAR ADC Tao Chen.
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
Digital Interface inside ASICs & Improvements for ROC Chips
Jan Soldat, Heidelberg University for the DSSC ASIC design groups
Iwaki System Readout Board User’s Guide
R&D activity dedicated to the VFE of the Si-W Ecal
From SNATS to SCATS C. Beigbeder1, D. Breton1,F.Dulucq1, L. Leterrier2, J. Maalmi1, V. Tocut1, Ph. Vallerand3 1 : LAL Orsay, France (IN2P3 – CNRS) 2 :
PID meeting SCATS Status on front end design
Christophe Beigbeder PID meeting
PARISROC Photomultiplier Array Integrated in SiGe Read Out Chip
R&D on large photodetectors and readout electronics FJPPL KEK/Orsay JE Campagne, S. Conforti, F. Dulucq, C. de La Taille, G. Martin-Chassard,, A.
Complex function block of processing and transferring asynchronous data for the IC of reading out the signals of multichannel detectors P. Ivanov, E.
Front-End electronics for CALICE Calorimeter review Hamburg
Electronics for the E-CAL physics prototype
EUDET – LPC- Clermont VFE Electronics
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
Simple ADC structures.
Status of n-XYTER read-out chain at GSI
Simple ADC structures.
02 / 02 / HGCAL - Calice Workshop
Analog-to-Digital Converters
SKIROC status Calice meeting – Kobe – 10/05/2007.
Turning photons into bits in the cold
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
PID meeting Mechanical implementation Electronics architecture
Programmable Interval Timer
2007 TWEPP – Prague – September 3-7, 2007
Jean-Francois Genat, Herve Grabas, Eric Oberla August 2d 2010
Presentation transcript:

ASIC PMm2 Digital part Frédéric DULUCQ 08/02/2008

Frederic DULUCQ - dulucq@lal.in2p3.fr Working Overview 08/02/2008 Frederic DULUCQ - dulucq@lal.in2p3.fr

Frederic DULUCQ - dulucq@lal.in2p3.fr General Info 16 independent channels SCA depth of 2 for time and charge measurement SCA management like FIFO Timestamp 24b counter @ 10 MHz (1.67s) 40 MHz clock for ADC + SCA management 10 MHz clock for Timestamp + Readout 08/02/2008 Frederic DULUCQ - dulucq@lal.in2p3.fr

Top Level block diagram 08/02/2008 Frederic DULUCQ - dulucq@lal.in2p3.fr

Acquisition : FIFO management 08/02/2008 Frederic DULUCQ - dulucq@lal.in2p3.fr

Acquisition : Track & Hold Cell 08/02/2008 Frederic DULUCQ - dulucq@lal.in2p3.fr

Frederic DULUCQ - dulucq@lal.in2p3.fr Conversion module SPIROC conversion module with some updates Conversion clock : 40 MHz Resolution 12 bits for time and charge 16 Charges and 16 Times converted in 1 ADC run Max conversion time : 103 us 08/02/2008 Frederic DULUCQ - dulucq@lal.in2p3.fr

Frederic DULUCQ - dulucq@lal.in2p3.fr Selective Read Out Only hit channels are readout Readout clock : 10 MHz Max Readout time (16 chn hit) : 100 us 52 bits of data / hit channel (all gray) Readout format (MSB first) : (MSB) 4 bits channel # + 24 bits timestamp 12 bits charge + 12 bits time (LSB) 08/02/2008 Frederic DULUCQ - dulucq@lal.in2p3.fr

Frederic DULUCQ - dulucq@lal.in2p3.fr Layout of digital part AMS 0.35µm SiGe 3 Power supply rings : vdd : 10 µm gnd : 10 µm vsub : 3 µm Area : 1800 x 1000 µm 137 I/Os 1152 Ram Registers (about 75% of digital part) Post layout simulation in progress 08/02/2008 Frederic DULUCQ - dulucq@lal.in2p3.fr

Frederic DULUCQ - dulucq@lal.in2p3.fr I/O to external system Type Name Function IN ClkAcqt 40 MHz clock ClkTS 10 MHz clock Rstb Global reset (active low) RazExtCmptTSb External reset of Timestamp counter (active low) StartSyst Start system : acqt, conv, readout. (active high) OUT OutSerie Data of readout TransmitOn Readout in progress (active high) 08/02/2008 Frederic DULUCQ - dulucq@lal.in2p3.fr

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2024 SlidePlayer.com. Inc. All rights reserved.