ECE 671 – Lecture 8 Network Adapters.

Slides:

Advertisements

Similar presentations

IP Router Architectures. Outline Basic IP Router Functionalities IP Router Architectures.

Advertisements

Layer 3 Switching. Routers vs Layer 3 Switches Both forward on the basis of IP addresses But Layer 3 switches are faster and cheaper However, Layer 3.

ATM Asynchronous Transfer Mode. ATM Networks Use optical fibre similar to that used for FDDI networks ATM runs on network hardware called SONET ATM cells.

CS 4700 / CS 5700 Network Fundamentals Lecture 7: Bridging (From Hub to Switch by Way of Tree) Revised 1/14/13.

Chapter 8 Hardware Conventional Computer Hardware Architecture.

ECE 526 – Network Processing Systems Design Software-based Protocol Processing Chapter 7: D. E. Comer.

VIA and Its Extension To TCP/IP Network Yingping Lu Based on Paper “Queue Pair IP, …” by Philip Buonadonna.

A New Network Processor Architecture for High-speed Communication Xiaoning Nie; Gazsi, L.; Engel, F.; Fettweis, G. Signal Processing Systems, SiPS.

Understanding Networks. Objectives Compare client and network operating systems Learn about local area network technologies, including Ethernet, Token.

Evaluating System Performance in Gigabit Networks King Fahd University of Petroleum and Minerals (KFUPM) INFORMATION AND COMPUTER SCIENCE DEPARTMENT Dr.

Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.

Router Architectures An overview of router architectures.

CECS 474 Computer Network Interoperability Tracy Bradley Maples, Ph.D. Computer Engineering & Computer Science Cal ifornia State University, Long Beach.

System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.

Router Architectures An overview of router architectures.

Chapter 4 Queuing, Datagrams, and Addressing

Practical TDMA for Datacenter Ethernet

What Can IP Do? Deliver datagrams to hosts – The IP address in a datagram header identify a host IP treats a computer as an endpoint of communication Best.

1 Token Passing: IEEE802.5 standard  4 Mbps  maximum token holding time: 10 ms, limiting packet length  packet (token, data) format:  SD, ED mark start,

Multiple Processor Systems. Multiprocessor Systems Continuous need for faster and powerful computers –shared memory model ( access nsec) –message passing.

Towards a Common Communication Infrastructure for Clusters and Grids Darius Buntinas Argonne National Laboratory.

Lecture 3 Review of Internet Protocols Transport Layer.

1 7-Oct-15 OSI transport layer CCNA Exploration Semester 1 Chapter 4.

1 Chapter 16 Protocols and Protocol Layering. 2 Protocol  Agreement about communication  Specifies  Format of messages (syntax)  Meaning of messages.

Make Hosts Ready for Gigabit Networks. Hardware Requirement To allow a host to fully utilize Gbps bandwidth, its hardware system must be ready for Gbps.

Token Passing: IEEE802.5 standard  4 Mbps  maximum token holding time: 10 ms, limiting packet length  packet (token, data) format:  SD, ED mark start,

Penn State CSE “Optimizing Network Virtualization in Xen” Aravind Menon, Alan L. Cox, Willy Zwaenepoel Presented by : Arjun R. Nath.

Computer Architecture Lecture10: Input/output devices Piotr Bilski.

NETWORKING COMPONENTS AN OVERVIEW OF COMMONLY USED HARDWARE Christopher Johnson LTEC 4550.

Multiple Processor Systems Chapter Multiprocessors 8.2 Multicomputers 8.3 Distributed systems.

Multiple Processor Systems. Multiprocessor Systems Continuous need for faster computers –shared memory model ( access nsec) –message passing multiprocessor.

ECE 526 – Network Processing Systems Design Computer Architecture: traditional network processing systems implementation Chapter 4: D. E. Comer.

An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.

LRPC Firefly RPC, Lightweight RPC, Winsock Direct and VIA.

EECB 473 Data Network Architecture and Electronics Lecture 1 Conventional Computer Hardware Architecture

Chapter 16 Protocols and Layering. Network Communication Protocol an agreement that specifies the format and meaning of messages computers exchange Network.

Prentice HallHigh Performance TCP/IP Networking, Hassan-Jain Chapter 13 TCP Implementation.

Slide #1 CIT 380: Securing Computer Systems TCP/IP.

1 Farm Issues L1&HLT Implementation Review Niko Neufeld, CERN-EP Tuesday, April 29 th.

4: DataLink Layer1 Hubs r Physical Layer devices: essentially repeaters operating at bit levels: repeat received bits on one interface to all other interfaces.

Technical Overview of Microsoft’s NetDMA Architecture Rade Trimceski Program Manager Windows Networking & Devices Microsoft Corporation.

1 Protocols and Protocol Layering. 2 Protocol Agreement about communication Specifies –Format of messages –Meaning of messages –Rules for exchange –Procedures.

Token Passing: IEEE802.5 standard  4 Mbps  maximum token holding time: 10 ms, limiting packet length  packet (token, data) format:

Advisor: Hung Shi-Hao Presenter: Chen Yu-Jen

Spring Ch 17 Internetworking Concepts, Architecture, and Protocols Part III Internetworking.

Data Link Issues Relates to Lab 2.

Graciela Perera Department of Computer Science and Information Systems Slide 1 of 18 INTRODUCTION NETWORKING CONCEPTS AND ADMINISTRATION CSIS 3723 Graciela.

What is a Protocol A set of definitions and rules defining the method by which data is transferred between two or more entities or systems. The key elements.

Data Link Issues This module covers data link layer issues, such as local area networks (LANs) and point-to-point links, Ethernet, and the Point-to-Point.

Youngstown State University Cisco Regional Academy

Deterministic Communication with SpaceWire

High Rate Event Building with Gigabit Ethernet

Chapter 4 Network Layer All material copyright

Chapter 13: I/O Systems Modified by Dr. Neerja Mhaskar for CS 3SH3.

Operating Systems (CS 340 D)

CS4470 Computer Networking Protocols

Using MIS 2e Chapter 6 Appendix

Data Link Issues This module covers data link layer issues, such as local area networks (LANs) and point-to-point links, Ethernet, and the Point-to-Point.

CS703 - Advanced Operating Systems

Final Review CS144 Review Session 9 June 4, 2008 Derrick Isaacson

Chapter 4-1 Network layer

Layer 1 of the TCP/IP protocol stack: Network Access Layer (NAL)

Packet Switch Architectures

Multiple Processor Systems

Networks Networking has become ubiquitous (cf. WWW)

Chapter 4 Network Layer Computer Networking: A Top Down Approach 5th edition. Jim Kurose, Keith Ross Addison-Wesley, April Network Layer.

Network Systems and Throughput Preservation

Review of Internet Protocols Transport Layer

Lecture 12 Input/Output (programmer view)

Presentation transcript:

ECE 671 – Lecture 8 Network Adapters

Network adapters Use in network system or end-systems Implements layer 2 processing ECE 671

Design challenges Throughput preservation Asynchronous operation Needs to sustain link data rate Asynchronous operation Asynchronous packet arrival Variable packet size Interface to processor Avoid negative impact on processing performance ECE 671

Basic network adapter How does packet reception and processing work?

How to store a packet in memory? What data structures are suitable for packet storage? ECE 671

Packet buffer Ring buffer: ECE 671

Packet buffer mbuf: ECE 671

Performance estimation Consider each step: Task switch: tS Get address of free memory: tMM1 Set up DMA controller: tDMA Transfer packet over bus: N/D*tB Append packet to queue: tMM2 Time to next packet: tA ECE 671

Throughput performance Simulation of baseline adapter: ECE 671

Memory management MMU uses specialized hardware to manage memory Enqueue/dequeue operations Free lists Local memory maintain information about main memory MMU implements operations faster than software ECE 671

Throughput performance Simulation of adapter with MMU: ECE 671

Local memory for processor Processor is idle during data transfers Cannot access memory via bus Local memory for processor for parallel operation Pipelining of data transfers and processing ECE 671

Throughput performance Simulation of adapter with MMU and local memory: ECE 671

Comparison Baseline MMU MMU & local memory ECE 671

Further improvements Other techniques to improve throughput Intelligent DMA (no processor setup required) Multiprocessor configuration (parallel operation possible) Multiple MMUs ECE 671

Network adapters and OS On end-system, protocol stack is implemented in OS Network adapter implements Layer 2 processing OS implements Layer 3-5/7 processing How is asynchronous packet arrival handled? ECE 671

TCP Segmentation Offload TCP/IP Large Segment NIC Segmentation & Checksum Offload MTU-sized Ethernet Frames 17 Reduces load in OS by transferring processing to NIC Segmentation performed at sending NIC Re-assembly performed at receiving NIC ECE 671

TCP Segmentation Offload Issues when lot’s of short packets