Dynamic Image Spherization using Programmable Logic

Slides:



Advertisements
Similar presentations
Keys to Speed. Vocabulary Pixelation: The appearance of blockiness in an image after it has been enlarged. What had been a single pixel in the original.
Advertisements

Autonomous Tracking Unit John Berglund Randy Cuaycong Wesley Day Andrew Fikes Kamran Shah Professor: Dr. Rabi Mahapatra CPSC Spring 1999 Autonomous.
Improved Census Transforms for Resource-Optimized Stereo Vision
3-D Computer Vision CSc83020 / Ioannis Stamos  Revisit filtering (Gaussian and Median)  Introduction to edge detection 3-D Computater Vision CSc
A Novel Approach of Assisting the Visually Impaired to Navigate Path and Avoiding Obstacle-Collisions.
EE4H, M.Sc Computer Vision Dr. Mike Spann
Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Invitation to Computer Science, Java Version, Third Edition.
Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Invitation to Computer Science, C++ Version, Third & Fourth Edition Spring 2008:
Integrated Circuits Design for Applications in Communications Dr. Charles Surya Department of Electronic and Information Engineering DE636  6220
The Design of Improved Dynamic AES and Hardware Implementation Using FPGA 游精允.
Simultaneous Localization and Map Building System for Prototype Mars Rover CECS 398 Capstone Design I October 24, 2001.
Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Invitation to Computer Science, C++ Version, Fourth Edition.
Memory Key component of a computer system is its memory system to store programs and data. ITCS 3181 Logic and Computer Systems 2014 B. Wilkinson Slides12.ppt.
Vector Multiplication & Color Convolution Team Members Vinay Chinta Sreenivas Patil EECC VLSI Design Projects Dr. Ken Hsu.
Real-Time Face Detection and Tracking Using Multiple Cameras RIT Computer Engineering Senior Design Project John RuppertJustin HnatowJared Holsopple This.
VISPS Overview Capture visual data from two cameras Find laser Triangulate to find X, Y, Z coordinates of laser Output coordinates to RS-232 serial output.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
Read Only Memory (ROM) Number of words Size of word A block diagram of a ROM consisting of k inputs and n outputs is shown below. The inputs provide the.
Lab 2: Capturing and Displaying Digital Image
CSCI-235 Micro-Computers in Science Hardware Design Part I.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Santosh kumar Swain Technical Seminar Presentation by SANTOSH KUMAR SWAIN Roll # CS
1 of 23 Fouts MAPLD 2005/C117 Synthesis of False Target Radar Images Using a Reconfigurable Computer Dr. Douglas J. Fouts LT Kendrick R. Macklin Daniel.
Takuya Matsuo, Norishige Fukushima and Yutaka Ishibashi
10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011.
Under Supervision of Dr. Kamel A. Arram Eng. Lamiaa Said Wed
Seeram Chapter #3: Digital Imaging
November 13, 2014Computer Vision Lecture 17: Object Recognition I 1 Today we will move on to… Object Recognition.
September 17, 2013Computer Vision Lecture 5: Image Filtering 1ColorRGB HSI.
CSCI-100 Introduction to Computing Hardware Design Part I.
Novel Hardware-software Architecture for Computation of DWT Using Recusive Merge Algorithm Piyush Jamkhandi, Amar Mukherjee, Kunal Mukherjee, Robert Franceschini.
Copyright © 2004, Dillon Engineering Inc. All Rights Reserved. An Efficient Architecture for Ultra Long FFTs in FPGAs and ASICs  Architecture optimized.
2016/1/141 A novel method for detecting lips, eyes and faces in real time Real-Time Imaging (2003) 277–287 Cheng-Chin Chiang*,Wen-Kai Tai,Mau-Tsuen Yang,
CPU/BIOS/BUS CES Industries, Inc. Lesson 8.  Brain of the computer  It is a “Logical Child, that is brain dead”  It can only run programs, and follow.
Visible-Surface Detection Methods. To identify those parts of a scene that are visible from a chosen viewing position. Surfaces which are obscured by.
1 “A picture speaks a thousand words.” Art By Ranjith & Waquas Islamiah Evening College.
Chapter 10 Digital Signal and Image Processing
Lab 4 HW/SW Compression and Decompression of Captured Image
What is the database of a server. Web server. Print Server
Invitation to Computer Science, C++ Version, Fourth Edition
Propeller Clock.
- Introduction - Graphics Pipeline
REGISTER TRANSFER LANGUAGE (RTL)
Depth Analysis With Stereo Cameras
Prepared by: Raghad J Foqha Supervisor: Dr. Saed Tarapiah
Topics Introduction Hardware and Software How Computers Store Data
1.01 Investigate graphic types and file formats.
CSCI-100 Introduction to Computing
Computer Fundamentals
Computer Case Houses computer components
Invitation to Computer Science, Java Version, Third Edition
CS451Real-time Rendering Pipeline
3D Stereoscopic Image Analysis Ahmed Kamel, Aashish Agarwal
Introduction to Computer Graphics
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Digital Media Dr. Jim Rowan ITEC 2110.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
© University of Wisconsin, CS559 Spring 2004
Topics Introduction Hardware and Software How Computers Store Data
Dr. Jim Rowan ITEC 2110 Chapter 3
(c) 2002 University of Wisconsin, CS 559
Object Recognition Today we will move on to… April 12, 2018
Dr. Jim Rowan ITEC 2110 Chapter 3
Combinational Circuits
Registers Today we’ll see some common sequential devices: counters and registers. They’re good examples of sequential analysis and design. They are also.
Wadner Joseph • James Haralambides, PhD Abstract
Using FPGA to Provide Faster Digitally Enhanced Images in Order to Demonstrate a More Efficient Way to Process Images When Compared to Using Software.
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Embedded Sound Processing : Implementing the Echo Effect
Embedded Image Processing: Edge Detection on FPGAs
Interrogation windows High level PIV Architecture
Presentation transcript:

Dynamic Image Spherization using Programmable Logic Barry University, Department of Math and Computer Science By Dr. James Haralambides, Hugo Torres, Reynaldo Pino

Objectives to be covered. Intro to image-filtering Spherization theory Algorithm Hardware Components Conclusions Questions?

Introduction to Image Filtering Modification of an image to achieve a modified result. Edge Detection Gaussian Blur Embossing

Image Filtering continued… Spherization- modifying a 2D image so that it appears to be wrapped around a 3D sphere. Before Before After After

Spherization theory To spherize an image: Describing the pixel’s location: Done using polar coordinates: Establish the center: W/2 Establish the angle of the input pixel in relation to the center using the Arctangent function. Find the Euclidian distance of the input pixel with relation to the newly established center.

Spherization theory continued… Pixel’s original location serves as reference to find the data to be placed at the new location, since the data about the pixel itself remains unchanged. The function to find each pixel’s new location is given by

Hardware/Software Components FPGA Integrated circuit designed to be reprogrammed

Components(continued…) Serial Cable Used to transfer image data Monitor Used to display old and new image Visual Basic Used to capture image and to compile the table.

Algorithm used image capture using web-cam convert image to 3-bit color (FPGA limitation)       Serial cable transmission   store image to block RAM compute spherized image's pixels using sqrt, atan, sin/cos

Extensions We are not limited to just one model of spherization: Different modes of extentions exist: Center of sphere is offset. Radius is smaller than normal Spherization filter Negative Spherization. Offset Small Radius Negative

Conclusions FPGA is limited compared to modern desktop, hence why using it to spherize an image is more complex than just using photoshop. The student version of the FPGA board is limited in color depth, data transmission, speed and memory size. Development boards are simply the opposite, used for professional designs.

Questions?