L.

Slides:



Advertisements
Similar presentations
Agenda Semiconductor materials and their properties PN-junction diodes
Advertisements

P-N JUNCTION.

5.1 Introduction 5.2 Equilibrium condition Contact potential
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
PN Junction Diodes.
Semiconductor Physics - 1Copyright © by John Wiley & Sons 2003 Review of Basic Semiconductor Physics.
Lecture 15, Slide 1EECS40, Fall 2004Prof. White Lecture #15 OUTLINE The pn Junction Diode -- Uses: Rectification, parts of transistors, light-emitting.
Department of Aeronautics and Astronautics NCKU Nano and MEMS Technology LAB. 1 Chapter IV June 14, 2015June 14, 2015June 14, 2015 P-n Junction.
Ideal Diode Model.
EE415 VLSI Design The Devices: Diode [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Example 5-3 Find an expression for the electron current in the n-type material of a forward-biased p-n junction.
Chapter 3 Solid-State Diodes and Diode Circuits
EXAMPLE 10.1 OBJECTIVE Solution
EXAMPLE 9.1 OBJECTIVE pn(xn) = 2.59  1014 cm3
ENE 311 Lecture 9.
Empirical Observations of VBR
President UniversityErwin SitompulSDP 8/1 Dr.-Ing. Erwin Sitompul President University Lecture 8 Semiconductor Device Physics
CHAPTER 4: P-N JUNCTION Part I.
CSE251 CSE251 Lecture 2 and 5. Carrier Transport 2 The net flow of electrons and holes generate currents. The flow of ”holes” within a solid–state material.
Lecture 11 OUTLINE pn Junction Diodes (cont’d) – Narrow-base diode – Junction breakdown Reading: Pierret 6.3.2, 6.2.2; Hu 4.5.
Lecture 12 OUTLINE pn Junction Diodes (cont’d) Junction breakdown
Recall-Lecture 3 Atomic structure of Group IV materials particularly on Silicon Intrinsic carrier concentration, ni.
PN-junction diodes: Applications
(16EC401) ELECTRONIC DEVICES AND CIRCUITS
PN-junction diode: I-V characteristics
Recall-Lecture 3 Atomic structure of Group IV materials particularly on Silicon Intrinsic carrier concentration, ni.
ECE 333 Linear Electronics
Electronics The Seventh and Eighth and Lectures
Lecture #14 OUTLINE Midterm #1 stats The pn Junction Diode
Lecture-13 • Current flow at a junction • Carrier injection
Chapter 6. pn Junction Diode
Lecture 10 OUTLINE pn Junction Diodes (cont’d)
Lecture 10 OUTLINE pn Junction Diodes (cont’d)
Diodes Introduction Textbook CD
BSIC SEMICOCONDUCTOR CONCEPTS INTRINSIC SILICON:
CHAPTER 4: P-N JUNCTION Part I.
Parul Institute of Engineering & Technology
Prepared By: Sinsinbar Nisha ( )
CHAPTER 4: P-N JUNCTION Part 2
Chapter 5. pn Junction Electrostatics
Announcements HW1 is posted, due Tuesday 9/4
SOLIDS AND SEMICONDUCTOR DEVICES - II
Recall-Lecture 3 Atomic structure of Group IV materials particularly on Silicon Intrinsic carrier concentration, ni.
BJT Static Characteristics
Lecture 5 OUTLINE PN Junction Diodes I/V Capacitance Reverse Breakdown
Quasi-Fermi Levels The equilibrium EF is split into the quasi-Fermi
Lecture #17 OUTLINE pn junctions (cont’d) Reverse bias current
SOLIDS AND SEMICONDUCTOR DEVICES - II
pn Junction Diodes: I-V Characteristics
Deviations from the Ideal I-V Behavior
Lecture 11 OUTLINE pn Junction Diodes (cont’d) Narrow-base diode
pn Junction Electrostatics
PN Junction Electrostatics
pn Junction Electrostatics
Lecture 10 OUTLINE pn Junction Diodes (cont’d)
Lecture 3 OUTLINE Semiconductor Basics (cont’d) PN Junction Diodes
Lecture 10 OUTLINE pn Junction Diodes (cont’d)
Lecture 9 OUTLINE pn Junction Diodes Electrostatics (step junction)
BJT Static Characteristics
Ministry of teaching& high education Al- Mustansiriya University College of engineering Computer &
Lecture 10 OUTLINE pn Junction Diodes (cont’d)
Lecture 12 OUTLINE pn Junction Diodes (cont’d) Junction breakdown
PN junction Diode By Dr. Vaibhav Jain Associate Professor, Dept. of Physics, D.A.V (PG) College, Bulandshahr, U.P., India.
BSIC SEMICOCONDUCTOR CONCEPTS INTRINSIC SILICON:
ECE 340 Lecture 23 Current Flow in P-N diode
Semiconductor Physics
PN-JUNCTION.
Chapter 3 Solid-State Diodes and Diode Circuits
Presentation transcript:

l

فیزیک الکترونیک Semiconductor devices Physics and Technology p-n Junction

Outline THERMAL EQUILIBRIUM CONDITION DEPLETION REGION DEPLETION CAPACITANCE CURRENT-VOLTAGE CHARACTERISTICS CHARGE STORAGE AND TRANSIENT BEHAVIOR JUNCTION BREAKDOWN HETEROJUNCTION

BASIC FABRICATION STEPS

BASIC FABRICATION STEPS

THERMAL EQUILIBRIUM CONDITION

Band diagram

Band diagram

Equilibrium Fermi Levels

Equilibrium Fermi Levels

Equilibrium Fermi Levels

Built in potential Poisson’s equation:

Built in potential In regions far away from the metallurgical junction, charge neutrality is maintained and the total space charge density is zero.

Built in potential For a p-type neutral region, we assume ND = 0 and p >> n. The electrostatic potential of the p-type neutral region with respect to the Fermi level, ψp p = NA

Built in potential n = ND The electrostatic potential of the n-type neutral region with respect to the Fermi level: n = ND

Built in potential The total electrostatic potential difference between the p-side and the n-side neutral regions at thermal equilibrium is called the built-in potential Vbi:

Built in potential

Example Calculate the built-in potential for a silicon p–n junction with NA = 1018 cm–3 and ND = 1015 cm–3 at 300 K.

Space charge Transition region depletion region (Space charge region) mobile carrier densities are zero The width of each transition region is small compared with the width of the depletion region

Space charge for depletion region p=n=0

DEPLETION REGION Linearly graded junction Abrupt junction A p–n junction formed by shallow diffusion or low-energy ion implantation. The impurity distribution of the junction can be approximated by an abrupt transition of doping concentration between the n- and p-type regions. Linearly graded junction A p–n junction formed by either deep diffusions or high-energy ion implantations. The impurity distribution varies linearly across the junction

DEPLETION REGION

Abrupt junction

Abrupt junction Space charge neutrality Total depletion width

Abrupt junction

Abrupt junction

Abrupt junction

Abrupt junction one-sided abrupt junction: When the impurity concentration on one side of an abrupt junction is much higher than that on the other side

Abrupt junction xp << xn p+n  NA >> ND xp << xn where NB is the lightly doped bulk concentration (i.e., ND for a p+n junction).

Abrupt junction

Example For a silicon one-sided abrupt junction with NA = 1019 cm–3 and ND = 1016 cm–3, calculate the depletion layer width and the maximum field at zero bias (T = 300 K).

Forward and reverse bias

Linearly graded junction 𝝆 𝒔 =𝒒𝒂𝒙 Boundary conditions  The electric field is zero at ±W/2 The maximum field at x = 0

Linearly graded junction Another formula From accurate numerical calculation

Linearly graded junction Eliminating W in this two equations will result in built-in potential versus impurity gradient(a)

Forward and reverse bias with-out external bias With external bias (Vbi)1/3 

Example For a silicon linearly graded junction with an impurity gradient of 1020 cm–4, calculate the depletion-layer width and the maximum field and built-in voltage (T = 300 K)

DEPLETION CAPACITANCE The junction depletion-layer capacitance per unit area is defined as Cj = dQ/dV, where dQ is the incremental change in depletion-layer charge per unit area for an incremental change in the applied voltage dV. 𝑑𝑣≈𝑊𝑑𝐸 𝑑𝐸= 𝑑𝑄 𝜀 𝑠

Capacitance-Voltage Characteristics For a one-sided abrupt junction, It is clear that a plot of 1/Cj2 versus V produces a straight line for a one-sided abrupt junction. The slope gives the impurity concentration NB of the substrate, and the intercept (at 1/Cj2 = 0) gives Vbi.

Example For a silicon one-sided abrupt junction with NA = 2 × 1019 cm–3 and ND = 8 × 1015 cm–3, calculate the junction capacitance at zero bias and a reverse bias of 4 V (T = 300 K).

Example

Evaluation of Impurity Distribution The capacitance-voltage characteristics can be used to evaluate an arbitrary impurity distribution. For p+n case: 𝒅𝒗→𝒅𝒘→𝒅𝑸=𝒒𝑵 𝑾 𝒅𝑾

Evaluation of Impurity Distribution We can measure the capacitance per unit area versus reverse-bias voltage and plot 1/Cj2 versus V. The slope of the plot, that is, d (1/Cj2)/dV, yields N(W). Simultaneously, W is obtained. A series of such calculations produces a complete impurity profile. This approach is referred to as the C–V method for measuring impurity profiles.

Evaluation of Impurity Distribution For a linearly graded junction, For such a junction we can plot 1/C3 versus V and obtain the impurity gradient and Vbi from the slope and the intercept, respectively

Varactor Many circuit applications employ the voltage-variable properties of reverse-biased p–n junctions. A p–n junction designed for such a purpose is called a varactor, which is a shortened form of variable reactor. the reverse-biased depletion capacitance is given by n = 1/3 for a linearly graded junction and n = 1/2 for an abrupt junction.

Varactor We can further increase the voltage sensitivity by using a hyperabrupt junction having an exponent n greater than 1/2. p+n doping profiles with the donor distribution B and x0 are constants m = 1 for linearly graded junction m = 0 for abrupt junction m = –3/2 for a hyperabrupt junction. 𝑵 𝑫 𝒙 =𝑩 𝒙 𝒙 𝟎 𝒎

Varactor To obtain the capacitance-voltage relationship, we solve the equation: Integrating twice with appropriate boundary condition:

Varactor By choosing different values for m, we can obtain a wide variety of Cj-versus-VR dependencies for specific applications. If m=-3/2  n = 2 When this varactor is connected to an inductor L in a resonant circuit, the resonant frequency varies linearly with the voltage applied to the varactor.

Current-Voltage characteristics A voltage applied to a p-n junction will disturb the precise balance between the diffusion current and drift current of electrons and holes.

Current-Voltage characteristics Under forward bias, the applied voltage reduces the electrostatic potential across the depletion region Increasing the diffusion current(Smaller barrier against the diffusion) Therefore, minority carrier injections occur, that is, electrons are injected into the p-side, whereas holes are injected into the n-side.

Current-Voltage characteristics Under reverse bias, the applied voltage increases the electrostatic potential across the depletion region This greatly reduces the diffusion currents. For the drift current, it is almost the same despite the barrier change. Because of low concentration of minority electrons or holes in the p or n side the drift current depends mainly on the number of minority carriers, which travel at almost their saturation velocity.

Ideal Characteristics Deriving the ideal current-voltage characteristics based on the following assumptions: (a) the depletion region has abrupt boundaries and, outside the boundaries, the semiconductor is assumed to be neutral; (b) the carrier densities at the boundaries are related by the electrostatic potential difference across the junction; (c) the low-injection condition, that is, the injected minority carrier densities are small compared with the majority carrier densities (in other words, the majority carrier densities are changed negligibly at the boundaries of neutral regions by the applied bias); (d) neither generation nor recombination current exists in the depletion region and the electron and hole currents are constant throughout the depletion region.

Ideal Characteristics Mass action law on P-side

Ideal Characteristics Similarly if we use mass action law on the n side The electron density and the hole density at the two boundaries of the depletion region are related through the electrostatic potential difference Vbi at thermal equilibrium.

Ideal Characteristics Electrostatic potential difference is reduced in forward bias Electrostatic potential difference is increased in reverse bias Thus V is positive for forward bias and negative for reverse bias For the low-injection condition, the injected minority carrier density is much smaller than the majority carrier density; therefore, nn ≅ nno.

Ideal Characteristics Using above equations the electron density at the boundary of the depletion region on the p-side (x = –xp):

Ideal Characteristics The electron density at the boundary of the depletion region on the p-side (x = –xp): The hole density at the boundary of the depletion region on the n-side (x = xn):

Ideal Characteristics

Ideal Characteristics Under idealized assumptions, no current is generated within the depletion region; all currents come from the neutral regions. Continuity equation in n-side: In the neutral n-region, there is no electric field, Steady state continuity equation in n-side

Ideal Characteristics Boundary conditions Solution of equation where Lp, which is equal to 𝐷 𝑝 𝜏 𝑃 , is the diffusion length of holes (minority carriers) in the n-region.

Ideal Characteristics for neutral n-region Similarly, we obtain for the neutral p-region

Ideal Characteristics

Ideal Characteristics Total current(Ideal diode equation) Js is the saturation current density.

Ideal Characteristics In the forward direction with positive bias on the p-side, for V ≥ 3kT/q, the rate of current increase is constant. At 300K for every decade change of current, the voltage change for an ideal diode is 60 mV (= 2.3kT/q). In the reverse direction, the current density saturates at –Js.

Ideal Characteristics For p+n junction The current is small if the forward bias is less than (EF – EV)/q. The current increases rapidly if the forward bias is slightly higher than (EF – EV)/q. This is the cut-in voltage, which is slightly less than the bandgap value in electron volts. The cut-in voltage increases with the bandgap.

Example Calculate the ideal reverse saturation current in a Si p–n junction diode with a cross-sectional area of 2 × 10–4cm2. The parameters of the diode are

Generation-Recombination and High-Injection Effects Considering reverse bias condition Carrier concentrations in the depletion region fall far below their equilibrium concentrations. The dominant generation-recombination processes are those of electron and hole emissions through bandgap generation-recombination centers. The capture processes are not important because their rates are proportional to the concentration of free carriers, which is very small in the reverse-biased depletion region. The two emission processes operate in the steady state by alternately emitting electrons and holes.

Generation-Recombination and High-Injection Effects

Generation-Recombination and High-Injection Effects with the conditions pn < ni and nn < ni Where τg, the generation lifetime, is the reciprocal of the expression in the square brackets.

Generation-Recombination and High-Injection Effects Simple case where σn= σp = σo. The generation rate reaches a maximum value at Et = Ei and falls off exponentially as Et moves in either direction away from the middle of the bandgap. Thus, only those centers with an energy level of Et near the intrinsic Fermi level can contribute significantly to the generation rate.

Generation-Recombination and High-Injection Effects The current due to generation in the depletion region: The total reverse current for a p+n junction, that is, for NA >> ND and for VR> 3kT/q, can be approximated by the sum of the diffusion current in the neutral regions and the generation current in the depletion region:

Example Consider the Si p–n junction diode in previous Example and assume τg = τp = τn, calculate the generation current density for a reverse bias of 4 V.

Example For a reversed bias of 4 V, the generation current density is 2.66 x lo-7A/cm2.

Generation-Recombination and High-Injection Effects Under forward bias, the concentrations of both electrons and holes exceed their equilibrium values. Therefore, the dominant generation-recombination processes in the depletion region are the capture processes (recombination)

Generation-Recombination and High-Injection Effects From previous calculation (x=xn) Assuming

Generation-Recombination and High-Injection Effects In either recombination or generation, the most effective centers are those located near Ei. for example, gold and copper yield effective generation-recombination centers in silicon where the values of Et – Ei are 0.02 V for gold and –0.02 eV for copper. In gallium arsenide, chromium gives an effective center with an Et – Ei value of 0.08 eV.

Generation-Recombination and High-Injection Effects In the case of Et = Ei The maximum value of U for a given forward bias? Product of pnnn is constant at given bias

Generation-Recombination and High-Injection Effects 𝑑 𝑝 𝑛 =−𝑑 𝑛 𝑛 𝑝 𝑛 𝑛 𝑛 = cte 𝑑 𝑝 𝑛 𝑛 𝑛 +𝑑 𝑛 𝑛 𝑝 𝑛 = 0 𝑑 𝑝 𝑛 𝑛 𝑛 =-𝑑 𝑛 𝑛 𝑝 𝑛 𝑑 𝑝 𝑛 𝑛 𝑛 =𝑑 𝑝 𝑛 𝑝 𝑛 𝑛 𝑛 = 𝑝 𝑛

Generation-Recombination and High-Injection Effects This condition exists at the location in the depletion region, where Ei is halfway between EFp and EFn, Here, the carrier concentrations are

Generation-Recombination and High-Injection Effects Therefore The recombination current is

Generation-Recombination and High-Injection Effects where τr is the effective recombination lifetime given by 1/(σoυthNt). The total forward current can be approximated by the sum of diffusion and recombination current For pno >> npo and V > 3kT/q we have

Generation-Recombination and High-Injection Effects In general, the experimental results can be represented empirically by where the factor η is called the ideality factor. When the ideal diffusion current dominates, η = 1; whereas when the recombination current dominates, η = 2. When the two currents are comparable, η has a value between 1 and 2.

Generation-Recombination and High-Injection Effects At low current levels, recombination current dominates and η = 2. At higher current levels, diffusion current dominates and η approaches 1.

Generation-Recombination and High-Injection Effects At even higher current levels, the current departs from the ideal η = 1 situation and increases more gradually with forward voltage. This phenomenon is associated with two effects: series resistance high injection

The series resistance effect At both low- and medium-current levels, the IR drop across the neutral regions is usually small compared with kT/q (26 mV at 300 K), where I is the forward current and R is the series resistance. For example, for a silicon diode with R = 1.5 ohms, the IR drop at 1 mA is only 1.5 mV. However, at 100 mA, the IR drop becomes 0.15 V, which is six times larger than kT/q. This IR drop reduces the bias across the depletion region; therefore, the current becomes

high injection effect At high-current densities, the injected minority carrier density is comparable to the majority concentration; At the n-side of the junction, pn (x = xn) ≅ nn Using this as a boundary condition, the current becomes roughly proportional to Thus, the current increases at a slower rate under the high injection condition. 𝑰≈𝒆𝒙𝒑 𝒒𝑽 𝟐𝑲𝑻

Temperature Effect Operating temperature has a profound effect on device performance. In both the forward-bias and reverse-bias conditions, the magnitudes of the diffusion and the recombination-generation currents depend strongly on temperature

Temperature Effect Forward-bias case This ratio depends on both the temperature and the semiconductor bandgap.

Temperature Effect At room temperature for small forward voltages, the recombination current generally dominates, whereas at higher forward voltages the diffusion current usually dominates. At a given forward bias, as the temperature increases, the diffusion current will increase more rapidly than the recombination current. Therefore, the ideal diode equation will be followed over a wide range of forward biases as the temperature increases.

Temperature Effect for a one-sided p+n junction in which diffusion current dominates Generation current In reverse bias condition

Temperature Effect This ratio is proportional to the intrinsic carrier density ni As the temperature increases, the diffusion current eventually dominates

Temperature Effect At low temperatures, the generation current dominates and the reverse current varies as VR for an abrupt junction (i.e., W ~ VR ). As the temperature increases beyond 175°C, the current demonstrates a saturation tendency for VR ≥ 3kT/q, at which point the diffusion current becomes dominant.

Minority-Carrier Storage Under forward bias, electrons are injected from the n-region into the p-region and holes are injected from the p-region into the n-region. Once injected across the junction, the minority carriers recombine with the majority carriers and decay exponentially with distance The charge of injected minority carriers per unit area stored in the neutral n-region can be found by integrating the excess holes in the neutral region,

Minority-Carrier Storage The stored charge can be regarded as the hole diffusion with an average distance of Lp away from the boundary of the depletion region. The number of stored minority carriers depends on both the diffusion length and the charge density at the boundary of the depletion region. The average lifetime of holes in n-side is τp

Example For an ideal abrupt silicon p+n junction with ND = 8 × 1015 cm–3, calculate the stored minority carriers per unit area in the neutral n-region when a forward bias of 1V is applied. The diffusion length of the holes is 5 μm.

Diffusion Capacitance The depletion-layer capacitance considered previously accounts for most of the junction capacitance when the junction is reverse biased. When the junction is forward biased, there is an additional significant contribution to junction capacitance from the rearrangement of the stored charges in the neutral regions. This is called the diffusion capacitance, denoted Cd, a term derived from the ideal-diode case in which minority carriers move across the neutral region by diffusion.

Diffusion Capacitance The diffusion capacitance of the stored holes in the neutral n-region is obtained by

Equivalent circuit Diffusion capacitance Cd Depletion capacitance Cj Conductance

Equivalent circuit

Transient Behavior For switching applications, the forward-to-reverse-bias transition must be nearly abrupt and the transient time should be short.

Transient Behavior Under the forward-bias condition, the stored minority carriers in the n-region for a p+–n junction is: IF is the total forward current and A is the device area If the average current flowing during the turn-off period is IRave , the turn-off time is the length of time required to remove the total stored charge Qp

Transient Behavior Thus the turn-off time depends on both The ratio of forward to reverse currents The lifetime of the minority carriers For fast-switching devices, we must reduce the lifetime of the minority carriers. Therefore, recombination-generation centers that have energy levels located near mid bandgap, such as gold in silicon, are usually introduced.

Transient Behavior

JUNCTION BREAKDOWN When a sufficiently large reverse voltage is applied to a p–n junction, the junction breaks down and conducts a very large current. Although the breakdown process is not inherently destructive, the maximum current must be limited by an external circuit to avoid excessive junction heating. Two important breakdown mechanisms are The tunneling effect The avalanche multiplication The avalanche breakdown imposes an upper limit on the reverse bias for most diodes.

Tunneling Effect When a high electric field is applied to a p–n junction in the reverse direction, a valence electron can make a transition from the valence band to the conduction band. This process, in which an electron penetrates through the energy bandgap, is called tunneling. The typical field for silicon and gallium arsenide is about 106V/cm or higher.

Tunneling Effect To achieve such a high field, the doping concentrations for both p- and n-regions must be quite high (> 5 × 1017 cm–3). The breakdown mechanisms for silicon and gallium arsenide junctions with breakdown voltages of less than about 4Eg/q, where Eg is the bandgap, are the result of the tunneling effect. For junctions with breakdown voltages in excess of 6Eg/q, the breakdown mechanism is the result of avalanche multiplication. At voltages between 4 and 6Eg/q, the breakdown is due to a mixture of both avalanche multiplication and tunneling

Avalanche Multiplication A thermally generated electron in the depletion region (designated by 1) gains kinetic energy from the electric field. If the field is sufficiently high, the electron can gain enough kinetic energy that on collision with an atom, it can break the lattice bonds, creating an electron-hole pair (2and 2'). These newly created electron and hole both acquire kinetic energy from the field and create additional electron-hole pairs (e.g.,3and 3') And so on…

Avalanche Multiplication Multiplication factor (Mn)

Avalanche Multiplication The incremental electron current at x equals the number of electron-hole pairs generated per second in the distance dx where αn and αp are the electron and hole ionization rates, respectively.

Avalanche Multiplication The simplified assumption

Avalanche Multiplication The avalanche breakdown voltage is defined as the voltage where Mn, approaches infinity From both the breakdown condition described above and the field dependence of the ionization rates, we may calculate the critical field (i.e.the maximum electric field at breakdown) at which the avalanche process takes place.

Avalanche Multiplication

Avalanche Multiplication With the critical field determined, we may calculate the breakdown voltages. Voltages in the depletion region are determined from the solution of Poisson’s equation: For one-sided abrupt junctions For linearly graded junctions,

Avalanche Multiplication Since the critical field is a slowly varying function of either NB or a, the breakdown voltage, as a first-order approximation, varies as NB–1 for abrupt junctions and as a–1/2 for linearly graded junctions.

Example Calculate the breakdown voltage for a Si one-sided p+–n abrupt junction with ND = 5 × 1016 cm–3.