LIU BWS Firmware status

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

RoD set-up for the TileCal testbeam, 2003 period. 9th Workshop on Electronics for LHC Experiments Amsterdam, 30 september 2003 Jose Catelo, Cristóbal Cuenca,
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
GBT Interface Card for a Linux Computer Carson Teale 1.
Status of NA62 straw electronics and services Peter LICHARD, Johan Morant, Vito PALLADINO.
The Actuator and Control unit CERN wire-scanner development review J.Emery for the BWS team.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
CaRIBOu Hardware Design and Status
BI day 2011 T Bogey CERN BE/BI. Overview to the TTpos system Proposed technical solution Performance of the system Lab test Beam test Planning for 2012.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.
BWS electronics design status J.Emery & Luca, Pierre-Jean, Emiliano, Jose, Alexander and all past contributors!
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
HIE REX / ISOLDE New Instrumentation electronics - Main functionalities - S.Burger BI-PM
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
CLIC NI Acquisition and Control Module update CLIC Module Working group meeting Adriaan Rijllart EN-ICE-MTA.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
BWS motion control electronics BI technical board – J. Emery & P. Andersson BWS motion control electronics - J. Emery
Lesson 1 PLC BASICS. PLC Definition  Programmable Logic Controllers are industrial computers that control machine and other applications.  PLC have.
Digital Acquisition: State of the Art and future prospects
DAQ ACQUISITION FOR THE dE/dX DETECTOR
DAQ read out system Status Report
Beam Wire Scanner (BWS) serial link requirements and architecture
Application Case Study Security Camera Controller
Status of NA62 straw readout
LKr status R. Fantechi.
Power and control electronics for the new fast wire scanners
Calorimeter Mu2e Development electronics Front-end Review
Baby-Mind SiPM Front End Electronics
Production Firmware - status Components TOTFED - status
CCS Hardware Test and Commissioning Plan
Student Meeting Jose Luis Sirvent PhD. Student 27/01/2014
Update on the VFC 8th June 2016 The VFC fan club.
TileCal upgrade EVO meeting Demonstrator tesks
BI seminar agenda “Project context and Introduction to the collaboration with the HES-SO”, 10 min, Jonathan Emery, CERN “A Generic and Modular Protocol.
Investigation on the digital controller for the BWS
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
Working plan for 2017 Acquisition and Control Electronics
Ewald Effinger, Bernd Dehning
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
DCH FEE 28 chs DCH prototype FEE &
Baby-Mind SiPM Front End Electronics
Comments on the DAQv2 advancement
ALICE Trigger Upgrade CTP and LTU PRR
CMS EMU TRIGGER ELECTRONICS
LHC wire scanners status
CS 286 Computer Organization and Architecture
LHC BLM system: system overview
Calorimeter Upgrade Meeting - News
by Prasad Mane (05IT6012) School of Information Technology
Front-end electronic system for large area photomultipliers readout
VELO readout On detector electronics Off detector electronics to DAQ
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
Combiner functionalities
Five Key Computer Components
RoD set-up for the TileCal testbeam, 2003 period.
Chapter 13: I/O Systems.
TTC setup at MSU 6U VME-64 TTC Crate: TTC clock signal is
Presentation transcript:

LIU BWS Firmware status 23.05.2019 J.Emery

LIU Wire scanner system architecture BWS-FW1 Intelligent drive FPGA BWS-FW3 Intelligent Drive Supervision FPGA BWS-FW4 Multi-PMT acquisition FPGA BWS-FW2 Inverter safety CPLD (very small FPGA) Position (Resolver) CPU CTR V VFC 1 HV 2 Power Position (Optical) Intelligent drive crate (IDC) Acquisition & Supervision Particles beam Losses Scintillator PMT LIU BWS firmware status - J.Emery - 23.05.2019

LIU BWS firmware status - J.Emery - 23.05.2019 Designation Localization Function Performed tests status BWS-FW1 Intelligent drive Crate (IDC) -> Motion Controller Unit (MCU) (VFC Board) - Motion control - Mechanism sensors interface to Motor, Resolver, Optical encoder, Carbon Wire Successful tests in the PS (2018) Partial implementation New revision on-going for the V3 of the hardware. BWS-FW2 Intelligent Drive Crate (IDC) -> Motor Inverter Board (MIB) Power management & safety function Almost done, adapt to last hardware version BWS-FW3 VME crate -> Intelligent Drive Supervision (IDS) - Optical link to the Intelligent Drive - VME Interface to the crate CPU Successful tests in the laboratory (2019) Prototype working, iteration needed for new memory mapping. BWS-FW4 VME crate -> Multi-PMT Acquisition (MPA) (VFC Board) Four channels fast analog to digital conversion Processing for data conditioning/reduction VME Interface to the crate CPU Test of a 2 CH version without processing in the PS (2018) Waiting for final mezzanine VME interface use version from BWS-FW3 Concept of the processing to be started LIU BWS firmware status - J.Emery - 23.05.2019

LIU BWS firmware status - J.Emery - 23.05.2019 Firmware planning Designation July 2019 October 2019 December 2019 From February 2020 BWS-FW1 (IDC Motion control) Interface to all HW I/O: => To launch HW production of the VFC mezzanine Additional functions: - Multi-speeds motion controller - Movement sequencer - DDR memory + optical interface to VME Additional functions: - data driven scan inhibit - LHC specific (if needed) Intensive testing of final HW – FW - SW BWS-FW2 (IDC Inverter) Migration to HW V2 => To launch HW prod of motor inverted board done BWS-FW3 (VME VFC, Supervision) Update of the memory mapping to fit BWS-FW1 BWS-FW4 (VME VFC – FMC ADC) Draft spec data processing (Interface adaptation to the selected 4CH ADC mezzanine) Detailed spec data processing & transfers cores tests for the processing Tests of the 4CH ADC mezzanine memory mapping for SW Test bench HW –FW to validate the firmware processing LIU BWS firmware status - J.Emery - 23.05.2019

LIU BWS firmware status - J.Emery - 23.05.2019 Additional slides LIU BWS firmware status - J.Emery - 23.05.2019

Electronics status report 15.04.2019 LIU BWS firmware status - J.Emery - 23.05.2019

Intelligent Drive Crate (IDC) 6U, ≈ 22Kg EDA-03634 BWSMIB Motion Inverter Board EDA-03519 DC-BUS Capacitor BWSMCU Motion Control Unit EDA-03697 Output filter “sinus” BWSCPC Capacitor Power Charger EDA-03592 LIU BWS firmware status - J.Emery - 23.05.2019

BWSMIB - Motion Inverter Board - EDA-03519 Motor phases powering by chopping the DC-BUS (PWM control) Design for the wire-scanner repetition rate (~every few sec.) To reduce size by 3 compared to off the shelf inverter CPLD based digital interface and controls Also replace DC-BUS control and measure card SPI based interface, IGBT protection, faults signalisation, PWM generation (tbc) Version 2 to the design office mid-February 2018 LIU BWS firmware status - J.Emery - 23.05.2019

Motion Control Unit (MCU) EDA-03697 Motion Control Unit (MCU) Incremental Optical Position Sensor (IOPS) Optical link to VME Analog & Digital I/O Connectors to the scanner mechanism VFC-HD - EDA-03133 BWSVPA - VME Power Adapter EDA-03698 Optical fibre components BWSFHE - FMC-height-extender EDA-03624 BWSAIF - Analog Interfaces FMC EDA-03096 LIU BWS firmware status - J.Emery - 23.05.2019 Connection to the power stage

LIU BWS firmware status - J.Emery - 23.05.2019 Motion Control Unit Mezzanine under tests 15.05.2019 – wire-scanner laboratory LIU BWS firmware status - J.Emery - 23.05.2019

LIU BWS firmware status - J.Emery - 23.05.2019 Generic Protocol between BWS-FW1 and BWS-FW2 using GBT FPGA Optical Link A generic Protocol using GBT FPGA, an IP core provided by CERN, to communicate through optical fibre Designed for transparent accesses between Intelligent Drive and VME Interface / Software Auto configured and includes Handshake mechanism to validate connection Theoretical Bandwidth of Link : GBT FPGA : 80bit@40Mhz (3.2Gbps / 400 MB/s) GBT Protocol : 64@40Mhz (2.56Gbps / 320 MB/s) LIU BWS firmware status - J.Emery - 23.05.2019

Movement sequencer for the Motion Control Unit Firmware Software Wait for scan request (HPS or HWR) Wait for user request Reject request & Notify problem Send end notification & condition and faults Check conditions & faults No ok Write/read to VME address Configure the scanner: INOUT time (max 1s) Other parameters (tbc) Prepare system for movement 1. Configure system parameters 2. Turn on Drive 3. Turn on feedback Notify success of the preparation Revert prepare Write/read to VME address ~30ms (tbc) before the IN trigger send prepare Check conditions & faults No ok read to VME address End the movement feedback off Verify if the prepare has been done Wait for HWR trigger Timeout Poll VME address? Wait for the end of movement Success Failed Read range of VME address Read the data space and store/display it Scan procedure LIU BWS electronics-software-inteface - J.Emery - 21.06.2018

BWS Secondary shower sensing acquisition chain using fast digitalizers Up to ~230m FPGA & On-board memory Analog – digital board Shielding Copper cable Single Scintillator PMT 1 conditioning Digitalization Channel compensation Local storage Combination / selection / Data reduction Network storage (Logging) Copper cable PMT n conditioning Digitalization Channel compensation Similar sensor as today: Scintillator + PMT Moving filters replaced by fixed filter and 4 PMTs Signal digitalization at the surface using direct digitalization on VFC Channel compensation, sensors combination and data reduction to be developed this year using field measurement (starting with scopes) Take advantage of the FBCT experience with similar architecture LIU BWS firmware status - J.Emery - 23.05.2019