Authors: Ding-Yuan Lee, Ching-Che Wang, An-Yeu Wu Publisher: 2019 VLSI

Slides:



Advertisements
Similar presentations
Scalable Packet Classification Using Hybrid and Dynamic Cuttings Authors : Wenjun Li,Xianfeng Li Publisher : Engineering Lab on Intelligent Perception.
Advertisements

Bio Michel Hanna M.S. in E.E., Cairo University, Egypt B.S. in E.E., Cairo University at Fayoum, Egypt Currently is a Ph.D. Student in Computer Engineering.
A Ternary Unification Framework for Optimizing TCAM-Based Packet Classification Systems Author: Eric Norige, Alex X. Liu, and Eric Torng Publisher: ANCS.
Low Power TCAM Forwarding Engine for IP Packets Authors: Alireza Mahini, Reza Berangi, Seyedeh Fatemeh and Hamidreza Mahini Presenter: Yi-Sheng, Lin (
Power Efficient IP Lookup with Supernode Caching Lu Peng, Wencheng Lu*, and Lide Duan Dept. of Electrical & Computer Engineering Louisiana State University.
Improved TCAM-based Pre-Filtering for Network Intrusion Detection Systems Department of Computer Science and Information Engineering National Cheng Kung.
An Efficient IP Lookup Architecture with Fast Update Using Single-Match TCAMs Author: Jinsoo Kim, Junghwan Kim Publisher: WWIC 2008 Presenter: Chen-Yu.
1 Route Table Partitioning and Load Balancing for Parallel Searching with TCAMs Department of Computer Science and Information Engineering National Cheng.
PARALLEL TABLE LOOKUP FOR NEXT GENERATION INTERNET
IP Address Lookup Masoud Sabaei Assistant professor
Fast forwarding table lookup exploiting GPU memory architecture Author : Youngjun Lee,Minseon Jeong,Sanghwan Lee,Eun-Jin Im Publisher : Information and.
Packet Classification Using Multi-Iteration RFC Author: Chun-Hui Tsai, Hung-Mao Chu, Pi-Chung Wang Publisher: COMPSACW, 2013 IEEE 37th Annual (Computer.
A Low-Power CAM Design for LZ Data Compression Kun-Jin Lin and Cheng-Wen Wu, IEEE Trans. On computers, Vol. 49, No. 10, Oct Presenter: Ming-Hsien.
Multi-dimensional Packet Classification on FPGA 100 Gbps and Beyond Author: Yaxuan Qi, Jeffrey Fong, Weirong Jiang, Bo Xu, Jun Li, Viktor Prasanna Publisher:
FPGA Based String Matching for Network Processing Applications Janardhan Singaraju, John A. Chandy Presented by: Justin Riseborough Albert Tirtariyadi.
CPEN Digital System Design
A Hybrid IP Lookup Architecture with Fast Updates Author : Layong Luo, Gaogang Xie, Yingke Xie, Laurent Mathy, Kavé Salamatian Conference: IEEE INFOCOM,
Multi-Field Range Encoding for Packet Classification in TCAM Author: Yeim-Kuan Chang, Chun-I Lee and Cheng-Chien Su Publisher: INFOCOM 2011 Presenter:
StrideBV: Single chip 400G+ packet classification Author: Thilan Ganegedara, Viktor K. Prasanna Publisher: HPSR 2012 Presenter: Chun-Sheng Hsueh Date:
DBS A Bit-level Heuristic Packet Classification Algorithm for High Speed Network Author : Baohua Yang, Xiang Wang, Yibo Xue, Jun Li Publisher : th.
A Dynamic Longest Prefix Matching Content Addressable Memory for IP Routing Author: Satendra Kumar Maurya, Lawrence T. Clark Publisher: IEEE TRANSACTIONS.
Research on TCAM-based OpenFlow Switch Author: Fei Long, Zhigang Sun, Ziwen Zhang, Hui Chen, Longgen Liao Conference: 2012 International Conference on.
2017/4/26 Rethinking Packet Classification for Global Network View of Software-Defined Networking Author: Takeru Inoue, Toru Mano, Kimihiro Mizutani, Shin-ichi.
Memory-Efficient and Scalable Virtual Routers Using FPGA Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
OpenFlow MPLS and the Open Source Label Switched Router Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
Shadow MACs: Scalable Label- switching for Commodity Ethernet Author: Kanak Agarwal, John Carter, Eric Rozner and Colin Dixon Publisher: HotSDN 2014 Presenter:
Updating Designed for Fast IP Lookup Author : Natasa Maksic, Zoran Chicha and Aleksandra Smiljani´c Conference: IEEE High Performance Switching and Routing.
Binary-tree-based high speed packet classification system on FPGA Author: Jingjiao Li*, Yong Chen*, Cholman HO**, Zhenlin Lu* Publisher: 2013 ICOIN Presenter:
Boundary Cutting for Packet Classification Author: Hyesook Lim, Nara Lee, Geumdan Jin, Jungwon Lee, Youngju Choi, Changhoon Yim Publisher: Networking,
Lightweight Traffic-Aware Packet Classification for Continuous Operation Author: Shariful Hasan Shaikot, Min Sik Kim Presenter: Yen-Chun Tseng Date: 2014/11/26.
HIGH-PERFORMANCE LONGEST PREFIX MATCH LOGIC SUPPORTING FAST UPDATES FOR IP FORWARDING DEVICES Author: Arun Kumar S P Publisher/Conf.: 2009 IEEE International.
Range Enhanced Packet Classification Design on FPGA Author: Yeim-Kuan Chang, Chun-sheng Hsueh Publisher: IEEE Transactions on Emerging Topics in Computing.
PC-TRIO: A Power Efficient TACM Architecture for Packet Classifiers Author: Tania Banerjee, Sartaj Sahni, Gunasekaran Seetharaman Publisher: IEEE Computer.
Packet Classification Using Dynamically Generated Decision Trees
Author: Weirong Jiang and Viktor K. Prasanna Publisher: The 18th International Conference on Computer Communications and Networks (ICCCN 2009) Presenter:
1 Space-Efficient TCAM-based Classification Using Gray Coding Authors: Anat Bremler-Barr and Danny Hendler Publisher: IEEE INFOCOM 2007 Present: Chen-Yu.
LOP_RE: Range Encoding for Low Power Packet Classification Author: Xin He, Jorgen Peddersen and Sri Parameswaran Conference : IEEE 34th Conference on Local.
Packet Classification Using Multi- Iteration RFC Author: Chun-Hui Tsai, Hung-Mao Chu, Pi-Chung Wang Publisher: 2013 IEEE 37th Annual Computer Software.
Practical Multituple Packet Classification Using Dynamic Discrete Bit Selection Author: Baohua Yang, Fong J., Weirong Jiang, Yibo Xue, Jun Li Publisher:
Hierarchical Hybrid Search Structure for High Performance Packet Classification Authors : O˜guzhan Erdem, Hoang Le, Viktor K. Prasanna Publisher : INFOCOM,
Scalable Multi-match Packet Classification Using TCAM and SRAM Author: Yu-Chieh Cheng, Pi-Chung Wang Publisher: IEEE Transactions on Computers (2015) Presenter:
A Multi-dimensional Packet Classification Algorithm Based on Hierarchical All-match B+ Tree Author: Gang Wang, Yaping Lin*, Jinguo Li, Xin Yao Publisher:
Author: Yun R. Qu, Shijie Zhou, and Viktor K. Prasanna Publisher:
2018/4/27 PiDFA : A Practical Multi-stride Regular Expression Matching Engine Based On FPGA Author: Jiajia Yang, Lei Jiang, Qiu Tang, Qiong Dai, Jianlong.
2018/6/26 An Energy-efficient TCAM-based Packet Classification with Decision-tree Mapping Author: Zhao Ruan, Xianfeng Li , Wenjun Li Publisher: 2013.
Hardware accelerator to speed up packet processing in NDN router
Chapter 3: Dynamic Routing
Statistical Optimal Hash-based Longest Prefix Match
2018/11/19 Source Routing with Protocol-oblivious Forwarding to Enable Efficient e-Health Data Transfer Author: Shengru Li, Daoyun Hu, Wenjian Fang and.
P4-to-VHDL: Automatic Generation of 100 Gbps Packet Parsers
2018/12/10 Energy Efficient SDN Commodity Switch based Practical Flow Forwarding Method Author: Amer AlGhadhban and Basem Shihada Publisher: 2016 IEEE/IFIP.
Scalable Memory-Less Architecture for String Matching With FPGAs
2018/12/29 A Novel Approach for Prefix Minimization using Ternary trie (PMTT) for Packet Classification Author: Sanchita Saha Ray, Abhishek Chatterjee,
Binary Prefix Search Author: Yeim-Kuan Chang
Implementing an OpenFlow Switch on the NetFPGA platform
Virtual TCAM for Data Center Switches
Scalable Multi-Match Packet Classification Using TCAM and SRAM
2019/5/2 Using Path Label Routing in Wide Area Software-Defined Networks with OpenFlow ICNP = International Conference on Network Protocols Presenter:Hung-Yen.
Compact DFA Structure for Multiple Regular Expressions Matching
Fast Testing Network Data Plane with RuleChecker
Power-efficient range-match-based packet classification on FPGA
OpenSec:Policy-Based Security Using Software-Defined Networking
Author: Xianghui Hu, Xinan Tang, Bei Hua Lecturer: Bo Xu
Authors: A. Rasmussen, A. Kragelund, M. Berger, H. Wessing, S. Ruepp
Design principles for packet parsers
A Hybrid IP Lookup Architecture with Fast Updates
A SRAM-based Architecture for Trie-based IP Lookup Using FPGA
2019/10/19 Efficient Software Packet Processing on Heterogeneous and Asymmetric Hardware Architectures Author: Eva Papadogiannaki, Lazaros Koromilas, Giorgos.
MEET-IP Memory and Energy Efficient TCAM-based IP Lookup
Packet Classification Using Binary Content Addressable Memory
Presentation transcript:

Bundle-Updatable SRAM-Based TCAM Design for OpenFlow-Compliant Packet Processor Authors: Ding-Yuan Lee, Ching-Che Wang, An-Yeu Wu Publisher: 2019 VLSI Presenter: Tzu-Chieh, Lin Date: 108/03/06 National Cheng Kung University CSIE Computer & Internet Architecture Lab

INTRODUCTION TCAM is widely used in the packet processor engines of novel network architectures, including software-defined networking (SDN) and OpenFlow. However, the three-state storage and parallel searching of TCAM requires a large area and high-power consumption. Thus, static random access memory (SRAM)-based TCAM has recently been developed to increase area and power efficiency. It enables content search in a single cycle at speeds as fast as typical TCAM and a considerably lower cost. Computer & Internet Architecture Lab CSIE, National Cheng Kung University

A variety of SRAMbased TCAM memory architectures have been developed, and a fast content updating algorithm has been proposed to decrease latency in the updating of SRAM-based TCAM cells. However, bundle updating in OpenFlow is not supported by the current SRAM-based TCAM cells. In this brief, we propose a binary tree-based prefix encoder (BPE) for low-latency updating in an OpenFlow network environment while retaining the area efficiency of conventional SRAM-based TCAM. The proposed BPE transfers a ternary rule into a binary tree-based code word, which can be decoded and mapped directly within the writing address range of the SRAM. Computer & Internet Architecture Lab CSIE, National Cheng Kung University

SRAM-Based TCAM Architecture Entry (1) : 1* , Entry (2) : 0* 1 00 01 10 11 Computer & Internet Architecture Lab CSIE, National Cheng Kung University

Updating Requirements in OpenFlow and Related Works SDN is an emerging network architecture characterized by frequent updating and large rule tables. These days, a rule entry can contain up to 773 bits. The OpenFlow protocol defines bundle updating to synchronize packet forwarding paths in the network. In bundle updating, rules are sent to the corresponding switches within a given period, and it is determined in the last cycle whether the rules should be installed or dropped. For example, the network controller sends rule R1, R2, . . . , Rm to a switch at time T1, T2, . . . , Tm. After sending m rules, a decision to cancel the update prompts a discard message at Tm+1. Computer & Internet Architecture Lab CSIE, National Cheng Kung University

Architecture of Proposed SRAM-Based TCAM A proposed bundle-updatable SRAM-based TCAM (BU-TCAM) module comprises three submodules: an updating controller (UC) with BPE encoder and code-word buffer, an operation module (OM), and a dual-port SRAM. Computer & Internet Architecture Lab CSIE, National Cheng Kung University

Since network rules require a large rule table, we refer to hybrid partitioning, in which a large table is divided into vertical and horizontal partitions to reduce the dimensionality of bit vectors. Computer & Internet Architecture Lab CSIE, National Cheng Kung University

During updating, an i-bit ternary rule input is presented with two i-bits of data, an input word D, and a mask word M. We developed a binary-tree prefix encoding (BPE) scheme to meet the updating requirements of OpenFlow. In BPE, updating data are encoded to reduce the storage in the buffer. The UC also compares the range relation based on the parent/child relation via a binary tree with the aim of reducing the number of updating cycles by disregarding overlapping addresses during bundle updating. Computer & Internet Architecture Lab CSIE, National Cheng Kung University

Computer & Internet Architecture Lab CSIE, National Cheng Kung University

Binary Tree-Based Prefix Encoder We also developed a binary tree-based prefix encoder (BPE) to save the storage size in the buffer and reduce latency during bundle updating in OpenFlow. In implementing BPE, we utilize the characteristics of prefix data and a binary tree to encode the original ternary data. Prefix data in a network contain continuous ternary words; therefore, 1s mapped to the bit vector are presented as a range. Computer & Internet Architecture Lab CSIE, National Cheng Kung University

Computer & Internet Architecture Lab CSIE, National Cheng Kung University

Bundle Updating in BPE We seek to reduce the redundant latency during bundle updating using the characteristics of parent/child relations in the binary tree. First, we set a 1-bit value called a child index (CI) to indicate the range of overlap during group updating. Following the insertion of every rule, we check the relation and perform a parallel comparison with all of the rules in the buffer. In this comparison, if the updating range of one rule covers the other, the CI of the rule in the child position is set to 1. Computer & Internet Architecture Lab CSIE, National Cheng Kung University

After receiving all of the updating rules from the network controller, the UC simultaneously completes BPE encoding and CI labeling. While the range of the parent is updating, the rule with the child relation is inserted. For instance, if R0 and R3 are required for updating in a given group, then the CI of R3 is set to 1 during the range comparison. When the UC sends the update data to the OM, the range of R3 is skipped. Computer & Internet Architecture Lab CSIE, National Cheng Kung University

We can access the parent/child relation of the BPE code word based on the numerical characteristics of a binary tree, where each leaf node on the left is double the value of its parent. The distance between the first “1” and the MSB in a BPE code word indicates the number of ternary bits in the original data, which can be derived from the level of the node in the tree. Computer & Internet Architecture Lab CSIE, National Cheng Kung University

Computer & Internet Architecture Lab CSIE, National Cheng Kung University

we implemented the proposed works and related works on a Xilinx ZC-706 FPGA. The size of the BU-TCAM block was 64×32 bits using two 36k block RAM (built-in dual-port SRAM) cells. Computer & Internet Architecture Lab CSIE, National Cheng Kung University