Multiplexor A multiplexor is a device that takes a number of data inputs and selects one of them to pass through as its output. The interface of a multiplexor.

Slides:



Advertisements
Similar presentations
Convolutional Codes Mohammad Hanaysheh Mahdi Barhoush.
Advertisements

Registers Computer Organization I 1 September 2009 © McQuain, Feng & Ribbens A clock is a free-running signal with a cycle time. A clock may.
1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Encoders Three-state devices Multiplexers
Logic Circuits Design presented by Amr Al-Awamry
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Flip-Flops Computer Organization I 1 June 2010 © McQuain, Feng & Ribbens A clock is a free-running signal with a cycle time. A clock may be.
FSMs 1 Computer Organization I September 2009 © McQuain, Feng & Ribbens Motivation Combinational logic functions can be represented, and defined,
USLP Interface and Processing between Coding & Sync Sub-layer and Data Link Protocol Sub-layer.
Communicating With Devices Interrupts Lecture 10.4 Section 10.6.
Combinatorial Logic Design Process. Example: Three 1s pattern detector Detect whether a pattern of at least three adjacent 1s occurs anywhere in an 8-bit.
1 Chapter 5 Multiplexing : Sharing a Medium Data Communications and Computer Networks: A Business User’s Approach.
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
Chapter2 Digital Components Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
L/O/G/O FOUR CHANNEL WIRELESS TRANSMITTER AND RECEIVER.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
Computer Organization & Programming Chapter4 Combinatorial Components.
Memory Intro Computer Organization 1 Computer Science Dept Va Tech March 2006 ©2006 McQuain & Ribbens Built using D flip-flops: 4-Bit Register Clock input.
Intro MIPS Computer Organization I 1 September 2009 © McQuain, Feng & Ribbens The Stored Program Computer 1945: John von Neumann – Wrote a.
ELE22MIC Lecture 9 MULTIPLEXOR - DATA SELECTOR DEMULTIPLEXOR - DATA DISTRIBUTOR Parallel to Serial Data Conversion External Address Bus Latching Address.
ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR
ELE2MIC Lecture 19 MULTIPLEXOR - DATA SELECTOR
Lecture 18: Hardware for Arithmetic Today’s topic –Intro to Boolean functions (Continued) –Designing an ALU 1.
Datapath Design Computer Organization I 1 August 2009 © McQuain, Feng & Ribbens Composing the Elements First-cut data path does an instruction.
Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.
Von Neumann Model Computer Organization I 1 September 2009 © McQuain, Feng & Ribbens The Stored Program Computer 1945: John von Neumann –
Gates & Logic Computer Organization I 1 August 2009 © McQuain, Feng & Ribbens Logic Design Goal:to become literate in most common concepts.
ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.
1 Fundamentals of Computer Science Combinational Circuits.
More Intro MIPS Computer Organization I 1 September 2009 © McQuain, Feng & Ribbens Machine Language But, how is all of this driven? Machine.
Counters Computer Organization I 1 June 2010 © McQuain, Feng & Ribbens JK Flip-flop The JK flip-flop takes two data inputs and updates its.
CPU Overview Computer Organization II 1 February 2009 © McQuain & Ribbens Introduction CPU performance factors – Instruction count n Determined.
Data Communications & Computer Networks, Second Edition1 Chapter 5 Multiplexing: Sharing a Medium.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
XYZCS Designing Binary Adders with decoders C(X,Y,Z) =  m(3,5,6,7) S(X,Y,Z) = S m(1,2,4,7);
Prepared by: Careene McCallum-Rodney Multiplexor.
Multiplexer (MUX) A multiplexer can use addressing bits to select one of several input bits to be the output. A selector chooses a single data input and.
C Part 1 Computer Organization I 1 August 2009 © McQuain, Feng & Ribbens A History Lesson Development of language by Dennis Ritchie at Bell.
Adders Computer Organization I 1 August 2009 © McQuain, Feng & Ribbens 1-bit Full Adder The expressions for the sum and carry lead to the.
Multiplexer.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
Decoder Chapter 12 Subject: Digital System Year: 2009.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
C Part 2 Computer Organization I 1 August 2009 © McQuain, Feng & Ribbens The Three Attributes of an Identifier Identifiers have three essential.
The Stored Program Computer
Lecture 11: Hardware for Arithmetic
Multiplexer.
Combinational Circuits
More Devices: Control (Making Choices)
Motivation Combinational logic functions can be represented, and defined, by truth tables. Sequential logic function cannot, because their behavior depends.
The Three Attributes of an Identifier
Introduction CPU performance factors
Boolean Algebra A Boolean algebra is a set B of values together with:
Latches and Flip-flops
Lecture 11: Hardware for Arithmetic
Composing the Elements
COE 202: Digital Logic Design Combinational Circuits Part 3
Composing the Elements
Multiplexers Anindya IE CSE.
Multiplexor A multiplexor is a device that takes a number of data inputs and selects one of them to pass through as its output. The interface of a multiplexor.
Combinational Circuits
ECE2030 HW-6.
4-Bit Register Built using D flip-flops:
Clocks A clock is a free-running signal with a cycle time.
Exponential Functions and their Graphs
Presentation transcript:

Multiplexor A multiplexor is a device that takes a number of data inputs and selects one of them to pass through as its output. The interface of a multiplexor provides means to control which data input value is selected. If there are K data input signals, then at least log K bits are needed to specify which input signal is to be passed through. So, in most cases, multiplexors take 2n data input signals and n control signals. CS@VT August 2009 ©2006-09 McQuain, Feng & Ribbens

Designing a Multiplexor Consider a 21 x 1 multiplexor; it takes two data inputs D0 and D1 and a single select bit S: D0 D1 S Output 1 2 x 1 multiplexor CS@VT August 2009 ©2006-09 McQuain, Feng & Ribbens

A 4x2 Multiplexor CS@VT August 2009 ©2006-09 McQuain, Feng & Ribbens

Decoder An n x 2n decoder takes n inputs and sets exactly one of its 2n outputs, based upon the pattern of its inputs. I1 I0 Out00 Out01 Out10 Out11 0 0 1 0 0 0 0 1 0 1 0 0 1 0 0 0 1 0 1 1 0 0 0 1 2 x 4 decoder CS@VT August 2009 ©2006-09 McQuain, Feng & Ribbens

Encoders and Demultiplexors A 2n x n encoder takes 2n inputs and sets each of its n outputs, based upon the pattern of its inputs. Essentially, an encoder is the inverse of a decoder. 4 x 2 encoder 4 Similarly, a 1 x 2n demultiplexor: It takes 1 input and transmits that input on exactly one of its outputs, determined by the pattern of its n selector bits. 1 x 8 demux 3 CS@VT August 2009 ©2006-09 McQuain, Feng & Ribbens