Overview Why VLSI? Moore’s Law. Why FPGAs?

Slides:

Advertisements

Similar presentations

FPGA (Field Programmable Gate Array)

Advertisements

Overview Why VLSI? Moore’s Law. The VLSI design process.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Modern VLSI Design 3e: Chapter 1 Copyright  1998, 2002 Prentice Hall PTR Overview n Why VLSI? n Moore’s Law. n The VLSI design process. These lecture.

1 What this lecture is all about?  Introduction to digital integrated circuits.  CMOS devices and manufacturing technology. CMOS inverters and gates.

Digital Design Haldun Hadimioglu Computer and Information Science 3/30/2003 CS 2204 Laboratory.

VLSI Tarik Booker. VLSI? VLSI – Very Large Scale Integration Refers to the many fields of electrical and computer engineering that deal with the analysis.

Dept. of Communications and Tokyo Institute of Technology

CAD for Physical Design of VLSI Circuits

Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.

VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.

ECEn 191 – New Student Seminar - Session 9: Microprocessors, Digital Design Microprocessors and Digital Design ECEn 191 New Student Seminar.

Very Large Scale Integrated chips (VLSI) The complexity of the digital computation chips is increasing in line with Moore’s law.The complexity of the digital.

CMP 4202: VLSI System Design Lecturer: Geofrey Bakkabulindi

1 EMT 251/4 INTRODUCTION TO IC DESIGN Mr. Muhammad Imran bin Ahmad Profesor N.S. Murthy.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Overview Why VLSI? Moore’s Law. ASIC: Abstraction and Hierarchy.

COE 405 Design and Modeling of Digital Systems

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Overview n Why VLSI? n Moore’s Law. n Why FPGAs? n The VLSI and system design process.

VLSI Systems Design Lecture:1 Introduction Engr. Anees ul Husnain ( Department of Computer Systems Engineering,

Overview Why VLSI? Moore’s Law. Why FPGAs? Circuit Component

Modern VLSI Design 3e: Chapter 1 Copyright  1998, 2002 Prentice Hall PTR Overview n Why VLSI? n Moore’s Law. n The VLSI design process.

FPGA Based System Design

Present – Past -- Future

ECEn 191 – New Student Seminar - Session 6 Digital Logic Digital Logic ECEn 191 New Student Seminar.

Lecture 1: Course Introduction September 8, 2004 ECE 697F Reconfigurable Computing Lecture 1 Course Introduction Prof. Russell Tessier.

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.

EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.

VLSI Design System-on-Chip Design

Moore’s Law and Its Future Mark Clements. 15/02/2007EADS 2 This Week – Moore’s Law History of Transistors and circuits The Integrated circuit manufacturing.

Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.

Introduction to VLSI Design Amit Kumar Mishra ECE Department IIT Guwahati.

Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.

Overview of VLSI 魏凱城彰化師範大學資工系. VLSI  Very-Large-Scale Integration Today’s complex VLSI chips  The number of transistors has exceeded 120 million 

Introduction Digital Computer Design Instructor: Kasım Sinan YILDIRIM.

ECE 3110: Introduction to Digital Systems Introduction (Contd.)

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

Computer Organization IS F242. Course Objective It aims at understanding and appreciating the computing system’s functional components, their characteristics,

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital.

VLSI Design Flow The Y-chart consists of three major domains:

Programmable Logic Devices

1 Introduction to Engineering Fall 2006 Lecture 17: Digital Tools 1.

Introduction to ASICs ASIC - Application Specific Integrated Circuit

Programmable Logic Devices

CS203 – Advanced Computer Architecture

Topics Coarse-grained FPGAs. Reconfigurable systems.

Introduction to VLSI Design Custom and semi custom design

VLSI Tarik Booker.

Introduction to VLSI ASIC Design and Technology

EEE2135 Digital Logic Design Chapter 1. Introduction

VLSI Design Methodologies

Architecture & Organization 1

VLSI Design MOSFET Scaling and CMOS Latch Up

Introduction to Microprocessors

FPGA based system design  Programmable logic.  FPGA Introduction  FPGA Architecture  Advantages & History of FPGA  FPGA-Based System Design  Goals.

Architecture & Organization 1

Week 5, Verilog & Full Adder

Overview of VLSI 魏凱城彰化師範大學資工系.

T Computer Architecture, Autumn 2005

Overview Why VLSI? Moore’s Law. Why FPGAs?

ECNG 1014: Digital Electronics Lecture 1: Course Overview

Instructor：Po-Yu Kuo 教師：郭柏佑

Advanced FPGA Based System Design

HIGH LEVEL SYNTHESIS.

EEE2243 Digital System Design Chapter 9: Advanced Topic: Physical Implementation by Muhazam Mustapha extracted from Frank Vahid’s slides, May 2012.

COMS 361 Computer Organization

Combinational Circuits

Combinational Circuits

1.Introduction to Advanced Digital Design (14 marks)

Unit -4 Introduction to Embedded Systems Tuesday.

Presentation transcript:

Overview Why VLSI? Moore’s Law. Why FPGAs? The VLSI and system design process.

Why VLSI? Integration improves the design: lower parasitics = higher speed; lower power; physically smaller. Integration reduces manufacturing cost-(almost) no manual assembly.

VLSI and you Microprocessors: DRAM/SRAM/flash. personal computers; microcontrollers. DRAM/SRAM/flash. Audio/video and other consumer systems. Telecommunications.

Moore’s Law Gordon Moore: co-founder of Intel. Predicted that number of transistors per chip would grow exponentially (double every 18 months). Exponential improvement in technology is a natural trend: steam engines, dynamos, automobiles.

Moore’s Law plot

The cost of fabrication Current cost: $2-3 billion. Typical fab line occupies about 1 city block, employs a few hundred people. New fabrication processes require 6-8 month turnaround. Most profitable period is first 18 months-2 years.

Cost factors in ICs For large-volume ICs: packaging is largest cost; testing is second-largest cost. For low-volume ICs, design costs may swamp all manufacturing costs. $10 million-$20 million.

Mask cost vs. line width

Field-programmable gate arrays FPGAs are programmable logic devices: Logic elements + interconnect. Provide multi-level logic. LE Interconnect network LE LE LE LE LE

FPGAs and VLSI FPGAs are standard parts: Custom silicon: Pre-manufactured. Don’t worry (much) about physical design. Custom silicon: Tailored to your application. Generally lower power consumption.

Standard parts vs. custom Do you build your system with an FPGA or with custom silicon? FPGAs have shorter design cycle. FPGAs have no manufacturing delay. FPGAs reduce inventory. FPGAs are slower, larger, more power-hungry.

Challenges in system design Multiple levels of abstraction: logic to CPUs. Multiple and conflicting constraints: low cost and high performance are often at odds. Short design time: Late products are often irrelevant.

The system design process May be part of larger product design. Major levels of abstraction: specification; architecture; logic design; circuit design; layout. FPGA-based system design

Dealing with complexity Divide-and-conquer: limit the number of components you deal with at any one time. Group several components into larger components: transistors form gates; gates form functional units; functional units form processing elements; etc.

Hierarchical name Interior view of a component: components and wires that make it up. Exterior view of a component = type: body; pins. cout Full adder sum a b cin

Instantiating component types Each instance has its own name: add1 (type full adder) add2 (type full adder). Each instance is a separate copy of the type: cout Add1.a Add2.a Add2(Full adder) Add1(Full adder) sum sum a a b b cin cin

A hierarchical logic design box1 box2 x z

Net lists and component lists net1: top.in1 in1.in net2: i1.out xxx.B topin1: top.n1 xxx.xin1 topin2: top.n2 xxx.xin2 botin1: top.n3 xxx.xin3 net3: xxx.out i2.in outnet: i2.out top.out Component list: top: in1=net1 n1=topin1 n2=topin2 n3=topine out=outnet i1: in=net1 out=net2 xxx: xin1=topin1 xin2=topin2 xin3=botin1 B=net2 out=net3 i2: in=net3 out=outnet

Component hierarchy top i1 xxx i2

Hierarchical names Typical hierarchical name: top/i1.foo component pin

Layout and its abstractions Layout for dynamic latch:

Stick diagram

Transistor schematic

Mixed schematic inverter

Levels of abstraction Specification: function, cost, etc. Architecture: large blocks. Logic: gates + registers. Circuits: transistor sizes for speed, power. Layout: determines parasitics.

Circuit abstraction Continuous voltages and time:

Digital abstraction Discrete levels, discrete time:

Register-transfer abstraction Abstract components, abstract data types: 0010 + 0001 + 0011 0100

Top-down vs. bottom-up design Top-down design adds functional detail. Create lower levels of abstraction from upper levels. Bottom-up design creates abstractions from low-level behavior. Good design needs both top-down and bottom-up efforts.

Design abstractions specification behavior function cost logic circuit English Executable program Sequential machines Logic gates transistors rectangles specification Throughput, design time Function units, clock cycles Literals, logic depth nanoseconds microns behavior function cost register- transfer logic circuit layout

FPGA design FPGA manufacturer creates an FPGA fabric; system designer uses the fabric. FPGA fabric design issues: Study sample user designs. Select interconnect topology. Create logic element structures. Design circuits, layout.

Why do we care about layout? We won’t design layout. Layout determines: Logic delay. Interconnect delay. Energy consumption. We want to understand sources of FPGA characteristics.

Design validation Must check at every step that errors haven’t been introduced-the longer an error remains, the more expensive it becomes to remove it. Forward checking: compare results of less- and more-abstract stages. Back annotation: copy performance numbers to earlier stages.