NSLS II High Data Rate Workshop May 2016

Slides:



Advertisements
Similar presentations
Internet Information Services 7.0 and Internet Information Services 7.5 Infrastructure Planning and Design Published: June 2008 Updated: November 2011.
Advertisements

IBM Software Group ® Integrated Server and Virtual Storage Management an IT Optimization Infrastructure Solution from IBM Small and Medium Business Software.
Intel Pentium 4 ENCM Jonathan Bienert Tyson Marchuk.
Fall EE 333 Lillevik 333f06-l20 University of Portland School of Engineering Computer Organization Lecture 20 Pipelining: “bucket brigade” MIPS.
AreaDetector Data Processing Pipeline In EPICS V4 Dave Hickin Diamond Light Source EPICS Collaboration Meeting Diamond Light Source 01/05/2013.
Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg 1 Timm M. Steinbeck HLT Data Transport Framework.
Data Analysis I19 Upgrade Workshop 11 Feb Overview Short history of automated processing for Diamond MX beamlines Effects of adding Pilatus detectors.
Microsoft ® Application Virtualization 4.6 Infrastructure Planning and Design Published: September 2008 Updated: February 2010.
HPC at IISER Pune Neet Deo System Administrator
Nexenta Proprietary Global Leader in Software Defined Storage Nexenta Technical Sales Professional (NTSP) COURSE CONTENT.
Controls Murali Shankar Luofeng Li Mike Zelazny Archiver Appliance Report Fall 2012.
志豪  Categories of Virtual Machine  Virtual Machine manager: Xen  Xen architecture  Xen component  Xen API  XenAccess Library  reference.
Smartening the Environment using Wireless Sensor Networks in a Developing Country Presented By Al-Sakib Khan Pathan, Ph.D. Department of Computer Science.
First timing results from Pixels M. Cobal and L. Santi University of Udine and INFN Trieste.
CCGrid 2014 Improving I/O Throughput of Scientific Applications using Transparent Parallel Compression Tekin Bicer, Jian Yin and Gagan Agrawal Ohio State.
Paul Alexander & Jaap BregmanProcessing challenge SKADS Wide-field workshop SKA Data Flow and Processing – a key SKA design driver Paul Alexander and Jaap.
ALICE Upgrade for Run3: Computing HL-LHC Trigger, Online and Offline Computing Working Group Topical Workshop Sep 5 th 2014.
Lecture 3. APIC ID Prof. Taeweon Suh Computer Science Education Korea University COM509 Computer Systems.
Upgrading and Repairing PCs
© CCI Learning Solutions Inc. 1 Lesson 2: Elements of a Personal Computer System unit Microprocessor chip How memory is measured What ROM is What RAM is.
Slide: 1 NeXus and Synchrotrons: Challenges and Requirements V.A. Solé – ESRF Software Group NeXus Data Format Workshop, PSI, May
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Performance – Last Lecture Bottom line performance measure is time Performance A = 1/Execution Time A Comparing Performance N = Performance A / Performance.
“Live” Tomographic Reconstructions Alun Ashton Mark Basham.
Table 4, Ali Kergaye, Matthew Martinez, Peterona Mahuru,Riley Sorensen, Samuel Delgado What kind of computer do we want?
High Speed Detectors at Diamond Nick Rees. A few words about HDF5 PSI and Dectris held a workshop in May 2012 which identified issues with HDF5: –HDF5.
Workshop on Parallelization of Coupled-Cluster Methods Panel 1: Parallel efficiency An incomplete list of thoughts Bert de Jong High Performance Software.
Snapshot of DAQ challenges for Diamond Martin Walsh.
Playstation2 Architecture Architecture Hardware Design.
Memory The term memory is referred to computer’s main memory, or RAM (Random Access Memory). RAM is the location where data and programs are stored (temporarily),
Chap 4: Processors Mainly manufactured by Intel and AMD Important features of Processors: Processor Speed (900MHz, 3.2 GHz) Multiprocessing Capabilities.
Putting Education Content on a Diet Ernie Duran Volker Kleinschmidt Stephen M. Weeks.
Dr Andrew Peter Hammersley ESRF ESRF MX COMPUTIONAL AND NETWORK CAPABILITIES (Note: This is not my field, so detailed questions will have to be relayed.
Computer systems Quiz. The CPU What does CPU stand for?(1) Which 3 step cycle does the CPU follow?(1) In order to run, name 3 things that the CPU needs?(3)
Virtual machines ALICE 2 Experience and use cases Services at CERN Worker nodes at sites – CNAF – GSI Site services (VoBoxes)
Linux on AMD64, Michal Ludvig, Auckland LUG, 05 / 09 / 1 Linux on AMD64 Michal Ludvig
Chapter Overview General Concepts IA-32 Processor Architecture
Getting the Most out of Scientific Computing Resources
Understanding and Improving Server Performance
22/04/2018 SOLEIL PROGRESS IN PROVIDING REMOTE DATA ANALYSIS SERVICES Majid OUNSY: Data Analysis Software Project Leader.
Getting the Most out of Scientific Computing Resources
WP18, High-speed data recording Krzysztof Wrona, European XFEL
HDR Handling at EMBL-HH Status Report
Eiger-Related Development at
Electronics Trigger and DAQ CERN meeting summary.
Tango Integration of Modern 2D Detectors
OCR GCSE Computer Science Teaching and Learning Resources
Outline Paging Swapping and demand paging Virtual memory.
L1Calo upgrade discussion
Course Introduction Dr. Eggen COP 6611 Advanced Operating Systems
Andy Wang COP 5611 Advanced Operating Systems
Virtual Memory Use main memory as a “cache” for secondary (disk) storage Managed jointly by CPU hardware and the operating system (OS) Programs share main.
STORM & GPFS on Tier-2 Milan
Matrix Multiplication Continued
(Dectris Eiger) HDF5 Stream Writer
Graeme Winter STFC Computational Science & Engineering
Computing Infrastructure for DAQ, DM and SC
Computer Architecture 2
Autoprocessing updates at the MX beamlines
Lecture 14 Virtual Memory and the Alpha Memory Hierarchy
Introduction to the Intel x86’s support for “virtual” memory
TeraScale Supernova Initiative
Introduction to the Pentium’s support for “virtual” memory
Andy Wang COP 5611 Advanced Operating Systems
Motherboard External Hard disk USB 1 DVD Drive RAM CPU (Main Memory)
Computer Evolution and Performance
Andy Wang COP 5611 Advanced Operating Systems
Objectives Describe how common characteristics of CPUs affect their performance: clock speed, cache size, number of cores Explain the purpose and give.
Virtual Memory Use main memory as a “cache” for secondary (disk) storage Managed jointly by CPU hardware and the operating system (OS) Programs share main.
Andy Wang COP 5611 Advanced Operating Systems
Presentation transcript:

NSLS II High Data Rate Workshop May 2016 Eigers and Diamond NSLS II High Data Rate Workshop May 2016

Overview Confession: we don’t have an Eiger Infrastructure at DLS & user expectations Current DLS beamlines & equipment Challenges & benefits of moving from Pilatus to Eiger

Acknowledgements DIALS / xia2 development teams Example data from other Eiger users Diamond IT support teams Diamond Scientific Software

We don’t have an Eiger, why are we here? We’re buying Eiger 16M We remember the “teething problems” with the early deployment of Pilatus We want to be prepared...

Worries Getting the data out of the detector into the file systems Processing the data well Processing the data quickly enough Getting the data to the user Controlling the detector (AreaDetector) Reading the images (DIALS) Non Worries

Infrastructure and user expectations

Realtime feedback during collection

6 minute data set, 54s processing

3600 image data set - images to density 2 minutes

DLS beamlines I02/VMXi - Pilatus2 6M @ 25 Hz VMXm - TBC Aggregate: > 300 frames/s > 1800 MB/s sustained rate - sample exchange < 20s Worth noting that Eiger 16M at 133 frames/s will actually reduce file system load compared with 100 frame/s Pilatus 6M Also worth noting just because the detectors can go this fast does not mean people do

High throughput MX at DLS 13:11:18 < 2m20s 13:09:01

Strategy clusters cluster 40x20 core “com12” cluster 3PB parallel file system

4x10Gb/s upgrade 4x10Gb/s upgrade

processor : 19 vendor_id : GenuineIntel cpu family : 6 model : 63 model name : Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz stepping : 2 microcode : 54 cpu MHz : 1200.000 cache size : 25600 KB physical id : 1 siblings : 10 core id : 12 cpu cores : 10 apicid : 56 initial apicid : 56 fpu : yes fpu_exception : yes cpuid level : 15 wp : yes flags : fpu apic sep mtrr pge tla mca cmov wtf pat lol pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall .... bogomips : 4599.37 clflush size : 64 cache_alignment : 64 address sizes : 46 bits physical, 48 bits virtual power management:

Example set Eiger 9M @ Soleil 1800 @ 0.1 degrees / 200 Hz (9s) Transthyretin Excellent example set because we have the same data in CBF and HDF5 format High resolution limit 1.51 4.10 1.51 Low resolution limit 43.28 43.30 1.54 Completeness 100.0 100.0 100.0 Multiplicity 6.5 6.7 6.6 I/sigma 14.9 62.7 1.3 Rmerge(I) 0.047 0.019 1.549 Rmeas(I) 0.052 0.021 1.680 Rpim(I) 0.020 0.008 0.645 CC half 0.999 0.999 0.510 Total observations 249898 13959 12541 Total unique 38307 2081 1900 Assuming spacegroup: P 21 21 21 Unit cell: 43.281 64.448 85.398 90.000 90.000 90.000

Timing Lustre cbf /hdf5 GPFS RamDisk hdf5 xds Spot Finding 74.5 82.6 70.4 95.8 67.9 79.8 40.2 204.8 Integration 245.3 240.3 262.5 255.4 242.0 235.3 96.6 234.7 xia2 11m50s 10m51s 12m43s 10m02s 10m12s 7m09s 15m04s

Conclusions File systems not our biggest problem - processing from GPFS / Lustre comparable with ramdisk HDF5 significantly but not substantially slower for spot finding, reverse for integration (using DIALS) XDS very fast in ramdisk with CBF, much slower with HDF5

Challenges New container format: Fast_dp powered by XDS won’t work natively, works very nicely on CBF images in 66s User handling for large data sets ill defined - how will they cope with > 20TB per visit? xia2 / DIALS does work though work to do to get it down to 9s ... Should be better than 1500 images every 2 minutes per beamline New detector technology: Improved readout - effectively no dead time High speed / low dose / high redundancy collection makes feedback even more important