We are working on developing “cheap” RTD monitoring channels for the CMS Phase-2 requirements. The channels will provide the complete readout for 4-wire.

Slides:



Advertisements
Similar presentations
Uli Schäfer Trigger Status JEP (JET/ENERGY PROCESSOR) Komponenten JEM0 (JET/ENERGY MODULE) -Hardware -Firmware JEM1 nächste Tests / Termine Production.
Advertisements

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
L. Greiner 1PXL BNL Safety Review– September 26, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
Large Area Endplate Prototype for the LC TPC 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes, S.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
NA62 straw readout Characterization and qualification of the frontend electronics Detector and interface to frontend Small readout system Plans Expected.
Status of the Beetle front-end chip carrier for SRS Lorne Levinson Weizmann Institute of Science Rehovot, Israel L. Levinson, Weizmann Institute, Nov.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
D. Attié, P. Colas, E. Delagnes, M. Riallot M. Dixit, J.-P. Martin, S. Bhattacharya, S. Mukhopadhyay Linear Collider Power Distribution & Pulsing Workshop.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
CLB demonstration board & prototype tests (CLB: Central Logic Board) 1 WPFLElectronics PPMCLB F. Louis.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Cmod A7 Breadboardable Artix-7 FPGA Module
DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University
DAQ ACQUISITION FOR THE dE/dX DETECTOR
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
Integrating part of the ATLAS Radiation Monitor will measure
IAPP - FTK workshop – Pisa march, 2013
Novosibirsk, September, 2017
ProtoDUNE - SP SLOW CONTROLS MEETING 11/11/2016 CERN – EP/DT
PRAD DAQ System Overview
E. Hazen - Back-End Report
ProtoDUNE SP – Slow control Status
Production Firmware - status Components TOTFED - status
Particle Physics Group Christmas Meeting December 2016 Graham Miller
Large Area Endplate Prototype for the LC TPC
Parts of a Computer I plan to use this presentation for an introduction at the start of the year. Maybe even create a “word wall” with the cards.
Power pulsing of AFTER in magnetic field
Xilinx ChipScope Pro Overview
Quad TPX3 chipboard PCB Cooling block Cooling block Cooling block TPX3
ECAL OD Electronic Workshop 7-8/04/2005
TPC Large Prototype Toward 7 Micromegas modules
CALICE/EUDET Electronics in 2007
University of California Los Angeles
Robert Gomez-Reino Garrido
Radiation- and Magnet field- Tolerant Power Supply System
PRODUCTION BOARDS TESTING
ECAL electronics schedule
Combiner functionalities
NeSSI Sensor Actuator Connectivity Rick Ales Sep,
Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009
EVLA MONITOR & CONTROL CDR
TEAM BRIGHTRIDERS Schematic and PCB.
JParc-K DAQ System Mircea Bogdan December 9-10, 2006.
TPC Detector Control System
PRODUCTION BOARDS TESTING
Five Key Computer Components
HV-LV-DCS Status NEWS DCS Endcap Integration
The DHCAL for the m2 and m3 prototype
RPC Electronics Overall system diagram Current status At detector
FED Design and EMU-to-DAQ Test
A Beam telescope for the EMC testbeam
SP Main FPGA & DT transition card design status
LIU BWS Firmware status
ICARUS Internal Cryogenic Sensors
Presentation transcript:

We are working on developing “cheap” RTD monitoring channels for the CMS Phase-2 requirements. The channels will provide the complete readout for 4-wire RTD sensors in the detector volume (~100 m distance). The values will be made available by an OPC server that can directly integrate them in the WinCC OA DCS environment of the detector. We are finished testing with the commercially available Analog Devices autonomous RTD readout circuits. Up to now our tests with the chip are very satisfactory. Studied all single chip functionalities and software. We are currently designing a 3U Eurocard format prototype PCB (comfortable mechanical, powering and connectivitythat is commonly used in our environment) that will house 4 such chips (24 RTD/card, 20 cards/crate=480RTD) and communicate to a controller. This will not be prototyped before Q4 2019. The software for the controller communication to the cards as well as the OPC Server functionality have to be programmed and tested.

96-pin VME-like connector for INPUTS PCB 96-pin VME-like connector for READOUT 96 pins, 4 pins/RTD = 24 RTD 6 RTD/chip 4 chips = 24 RTD √ SPI bus Chip Select lines

FPGA or CPU or BOTH (Xilinx Zinq) 96-pin VME-like connector for INPUTS 1 Crate: 1 controller 20 boards 480 RTD FPGA or CPU or BOTH (Xilinx Zinq) 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS 96-pin VME-like connector for INPUTS