Project Assignment Chris Allen

Slides:



Advertisements
Similar presentations
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Advertisements

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
EMC Technology Roadmapping: A Long-Term Strategy Marcel van Doorn Philips Applied Technologies EM&C Competence Center Eindhoven, The Netherlands, March.
DIGITAL ELECTRONICS CIRCUIT P.K.NAYAK P.K.NAYAK ASST. PROFESSOR SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.
1 High-Speed Digital Test & Measurement Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
1 Project Assignment Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
“Signal Integrity for High Speed Design” Technical Course
PCB Layout Introduction
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
PCB Layout Introduction
Seminar ON SMART SENSOR Submitted by : SUBIR KUMAR GHOSH Roll No. IN-14/04 Electrical & Instrumentation Deptt. B.E 7th Semester JORHAT ENGINEERING COLLEGE,
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
Testability of Analogue Macrocells Embedded in System-on-Chip Workshop on the Testing of High Resolution Mixed Signal Interfaces Held in conjunction with.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
EE 201C Modeling of VLSI Circuits and Systems Chapter 1 Introduction
ARRANGEMENTS FOR ‘PRODUCT’ TIME Mark Neil - Microprocessor Course 1 Microprocessor Laboratory.
1 InSAR Project Information. 2 Outline Purpose Two components – SAR investigation, InSAR study SAR investigation: presentation only InSAR study: presentation.
EECS 713 Project Instructor: Prof. Allen Presented by: Chen Jia.
16 February 2011Ian Brawn1 The High Speed Demonstrator and Slice Demonstrator Programme The Proposed High-Speed Demonstrator –Overview –Design Methodology.
ARRANGEMENTS FOR ‘PRODUCT’ TIME Mark Neil - Microprocessor Course 1 Microprocessor Laboratory.
Exam 2 information Open book, open notes, bring a calculator Wednesday Dec 16, 10:30 to 1:00 pm Eligible topics (1 of 3) (not an exhaustive list) Exam.
1 Project Assignment Chris Allen Course website URL people.eecs.ku.edu/~callen/725/EECS725.htm.
Dr.F. Arteche EMC DEPFET Project: A general overview.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
Introduction to ASICs ASIC - Application Specific Integrated Circuit
IC packaging and Input - output signals
Lab2: Smith Chart And Matching
Requirements for the Course
Day 38: December 4, 2013 Transmission Lines Implications
Detailed Block Design Presentation 3 (P3)
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
Michael Rahaim, PhD Candidate Multimedia Communications Lab
Project Assignment Chris Allen
High-Speed Serial Link Layout Recommendations –
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
VLSI Testing Lecture 5: Logic Simulation
Stateless Combinational Logic and State Circuits
VLSI Testing Lecture 5: Logic Simulation
Project Assignment Chris Allen
Vishwani D. Agrawal Department of ECE, Auburn University
Instructor: Dr. Phillip Jones
Homework #5 A bit error rate tester (BERT)
Logic and Computer Design Fundamentals
Technical talks for 2009 (following a review of 2008)
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
The Role of Light in High Speed Digital Design
Project Assignment Chris Allen
Day 33: November 19, 2014 Crosstalk
Open book, open notes, bring a calculator
Open book, open notes, bring a calculator
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
T Computer Architecture, Autumn 2005
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
Fanout Clock Skew Lab Exercise
EECS 823 Project Information Fall 2018
HIGH LEVEL SYNTHESIS.
EE 201C Modeling of VLSI Circuits and Systems TR 12-2pm
Project Prototype Demo 1 Grading Rubric
EE 201C Modeling of VLSI Circuits and Systems Chapter 1 Introduction
Project Assignment Chris Allen
1.Introduction to Advanced Digital Design (14 marks)
Terminations Chris Allen
Presentation transcript:

Project Assignment Chris Allen (callen@eecs.ku.edu) Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm

Project purpose and scope Demonstrate a working knowledge of high-speed digital design Individual work This work is to be performed by each individual student Issues to be addressed may include circuit schematic definition, detailed timing analysis, component placement, transmission line design and routing, thermal management, board stack design, crosstalk, EMI reduction, timing skew, clock generation and distribution, device characterization, the effect of packaging on electrical performance, decoupling and bypass capacitor selection and placement, differing termination options, cables and connectors, and return signal current Deliverables may include Circuit schematic, timing diagrams, simulations, layout artwork, test procedures, project write-up

Project purpose and scope Topic approval Project selection, scope, and deliverables must be approved by the instructor prior to the initiation of the work Presentation schedule and evaluation During the last few scheduled days for this class, each student shall deliver a 10-minute (max) presentation to the class on the project objectives, its treatment (design, analysis, findings, etc.) and conclusions. Completed project deliverables should be electronically submitted no later than 5 pm Saturday Dec 14. Project scores will be based on the presentation quality and content (20%), project complexity (30%), and the quality and completeness of the report (50%). Presentation quality and content will be assessed by the instructor.

Project report Report includes: Cover page (1 pg) includes title, author’s name, abstract Report body (10 pgs max) introduction clearly outlines project’s scope and relevance to high-speed digital description of research process, findings, and analysis conclusions References (2 pgs max) cite references properly to avoid plagiarism Appendices (if needed) data, graphs, program code, minimal text Format: All margins 1”, 11-pt Arial font, line spacing of 1.5 Due on 14 Dec 2019 at 5 pm Electronic submission, pdf format Evaluation based on technical content, writing, format, etc

Project topic suggestions (1 of 2) Project selection is the responsibility of the student and projects must be approved by the instructor. Suggested projects are listed below. Projects can be completely paper design or it may have both a paper design and a hardware component (this will be one factor in determining the complexity). Work / research related project involving the design of a high-speed digital circuit. (Student’s responsibility to not disclose proprietary info) Challenging, general-purpose high-speed digital designs such as: high-speed data acquisition system (A/D, memory with memory controller) high-speed arbitrary waveform generator (D/A, memory with memory controller) direct digital waveform synthesis (DDS, D/A with control logic) Design two classroom demonstrations which demonstrate concepts and/or principles related to high-speed digital design. You may use the examples given in the text as guide, however do not simply duplicate these for this project. Any custom test fixtures must also be designed and detailed as part of this project.

Project topic suggestions (2 of 2) Design one laboratory exercise for students enrolled in a future laboratory that would accompany this class. The lab exercise should state its objective, the student’s pre-lab preparation, the equipment required, the steps to be followed, the questions to be answered, data analysis and write-up. Any custom test fixtures must also be designed and detailed as part of this project. Literature review of a high-speed digital circuit related topic that was not thoroughly covered in class. Find two or three published research papers that report on a central topic and provide an overview, background, interpretation, and conclusion. Suggested sources are listed on the following slide. Hardware-oriented projects must demonstrate the concept, i.e., laboratory measurements must be made using instruments available in the EECS teaching laboratories.

Literature resources for project (1 of 2) IEEE Transactions on Advanced Packaging focus on the design, modeling, and application of interconnection systems and packaging: device packages, wafer-scale and multichip modules, TAB/BGA/SMT, electrical and thermal analysis, opto-electronic packaging, and package reliability Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2008, 2009 International Symposium on Advanced Packaging Materials 1997 – 2007 IEE Colloquium on Advances in Interconnection Technology 1991 International Symposium for Design and Technology of Electronics Packages (SIITME) 2009 IEE Colloquium on Diamond in Electronics and Optics 1993

Literature resources for project (2 of 2) IEEE Multi-Chip Module Conference 1992-1997 International Conference on Multichip Modules and High Density Packaging 1998 International Conference on Thermal Issues in Emerging Technologies: Theory and Application, THETA, 2007-2008 International Conference on Wafer Scale Integration 1989-1995 IEEE Transactions on Components and Packaging Technologies 1999-2010 IEEE Topical Meeting on Electrical Performance of Electronic Packaging 1992-2009

Sample topics of previous projects (1 of 5) Advanced High Density Interconnect materials and techniques Designing a custom DDS board Lab exercise on mismatched impedance in transmission lines ADC - FPGA (FIR filtering) – DAC Hardware Trojan (HT) detection in 3-D IC Coupling and cross-talk simulation analysis Signal integrity of high speed digital PCB designs Ball grid arrays D-flip flop (IC) design and characterization Clock jitter effects on DDS waveforms Ultra high speed digital circuits Radiation hardening Arbitrary waveform generator design 3 GSa/s acquisition system Reflection suppression methods

Sample topics of previous projects (2 of 5) PCB design for test Study of crosstalk mitigation techniques Investigation of termination schemes Neurons modeled as digital circuits Optical interconnects Coplanar waveguide transmission lines Investigate how trace curves & corners affect propagation delay Comparing active and home-built probes Parity generator & checker Defected ground structures (DGS) for harmonic suppresson Flip chip technology -- advantages/disadvantages Graphene transistors Asynchronous logic lit review Knee frequency research Demonstrate the method of meas reactance in HS ckts

Sample topics of previous projects (3 of 5) A high speed analog to LVDS serializer Bob Smith termination technique Capacitor selection FPGAs and clock skew 3-D integrated circuits: silicon vias and substrate coupling Standalone USB3.0 hub Literature review of superconducting logic A study of cooling technologies for electronic devices Electromagnetic interference (EMI) of system-on-package (SOP) High-speed design in power over ethernet GRAPHENE FEVER: A study of a pure carbon material and its impact on high speed design Optimization of piezoelectric oscillating fan for electronics cooling CVD diamond substrate: the semiconductor for the future Transmission line caches

Sample topics of previous projects (4 of 5) Designing to avoid crosstalk -- understanding circuit performance at the boundaries of our guidelines Design of segmental transmission line for high speed digital signals Pipelining: an application in direct digital synthesis Key issues in system-in-package (SIP) design Thermal issues and management in microprocessors Gigabit ethernet controller design Ribbon cables in high speed design Fine-resolution clock synthesis board with TTL- and ECL-compatible outputs Radiated emissions in high-speed digital design Clock signal generation Shielding effectiveness of enclosures with aperatures Thermoelectric coolers and applications utilizing quasicrystals Thermal management of IBM processors

Sample topics of previous projects (5 of 5) EMI from PCB and Chassis Thermal fatigue of solder joint in power devices using coupled electrical-thermal-mechanical analysis The thermal management of PCB board - story of real world Microstrip performance in non-ideal conditions Data acquisition design Diamond materials used in electronics Hi-Z and FSS for HSD ground planes Flip Chip BGA packages EMI shielding techniques HS networking issues for micro-controllers, FPGAs, Ethernet, etc. Design, trouble-shooting, & optimization of HS USB diff pair PCB routing HS architecture and its application to processor design PCB design with HDMI, ethernet, diff signals High speed video encoder circuit design

Preliminary presentation schedule Thursday December 5 Ailon Dutta Gannon Henry Tuesday December 10 Kaundinya Mahmud Turner Woodruff