Date of Birth Design Problem

Slides:



Advertisements
Similar presentations
Hybrid Infrared and Visible Light Projection for Location Tracking
Advertisements

Abdullah Said Alkalbani University of Buraimi
Counters and Registers
Boolean Algebra Variables: only 2 values (0,1)
CSE 370 Sample Final Exam Questions. 1) Logic Minimization CD AB F = Σm(0,6,7,8,9,11,15) + d(1,13)
- 1 - Using an SMT Solver and Craig Interpolation to Detect and Remove Redundant Linear Constraints in Representations of Non-Convex Polyhedra Christoph.
Register Transfer and Microoperations Part2
Principles & Applications
Principles & Applications Seven-Segment Displays
Logic Making decisions
Binary Numbers.
8 October 2013Birkbeck College, U. London1 Introduction to Computer Systems Lecturer: Steve Maybank Department of Computer Science and Information Systems.
15 October 2013Birkbeck College, U. London1 Introduction to Computer Systems Lecturer: Steve Maybank Department of Computer Science and Information Systems.
A Simple ALU Binary Logic.
B261 Systems Architecture
Lab 8 : Multiplexer and Demultiplexer Systems:
Princess Sumaya University
1 Interconnect and Packaging Lecture 3: Skin Effect Chung-Kuan Cheng UC San Diego.
Introduction to CAFE Yu Hen Hu September 25, 2000.
Truth Tables & Logic Expressions
Truth Tables and Logic Gates. What are Logic Gates? Logic gates are components used in making logic circuits. Each gate has one or more inputs and produces.
Lab02 :Logic Gate Fundamentals:
Truth Tables and Boolean Algebra Benchmark Companies Inc PO Box Aurora CO
Introduction to Computer Engineering ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin.
Discrete Mathematical Structures: Theory and Applications
Karnaugh Map Adjacent Squares
Digital Systems Introduction Binary Quantities and Variables
Basics Combinational Circuits Sequential Circuits
Announcements mid-term on Thursday 12:30 – be on time. Calculators allowed (required!) No assignment due this week Assignment 6 posted on Thursday Project.
Digital logic gates.
Logic Gates. Transistors as Switches ¡V BB voltage controls whether the transistor conducts in a common base configuration. ¡Logic circuits can be built.
Digital Logic & Design Dr. Waseem Ikram Lecture 06
CHAPTER 2 LOGIC GATES.
Boolean Algebra and Logic Gates
GCSE Computing#BristolMet Session Objectives#5 MUST explain why data is represented in computer systems in binary SHOULD understand and produce simple.
©2010 Akula LLC, Jeremy R. Hertzberg, BS CMPE Computer Technology Transistor to computer gates
ELECTROVATE Anurag Dwivedi Nikhil Gupta Rudra Pratap Suman.
Logic Circuits Situations to explain states What is a logic Gate
Chapter 2: The Logic of Compound Statements 2.4 Application: Digital Logic Circuits 1 Only connect! – E. M. Forster, 1879 – 1970 Howards End, 1910.
Logic Gates & Circuits. AND Gate Input AInput BOutput X AND Logic Gate AND Truth Table X = A. B AND Boolean Expression.
Module 3 Combinational and Sequential Logic Circuit By: Cesar Mendoza.
Chapter 3 Digital Logic Structures
Karnaugh Map Adjacent Squares
topics Logic gates Gates types Universal gates
B AB CD C A D m0m1m3m2 m4 m5m7m6 m12 m8m9m11 m10 m13 m15m14 Input combo mintermExpressio n 0000m0A’B’C’D’ 0001m1A’B’C’D 0010m2A’B’CD’
CS 121 Digital Logic Design
CS1022 Computer Programming & Principles
Binary Lesson 3 Hexadecimal. Counting to 15 Base Base Base 16 Base Base Base 16 Two Ten (Hex) Two Ten (Hex)
Binary Lesson 3 Hexadecimal. Counting to 15 Base Base Base 16 Base Base Base 16 Two Ten (Hex) Two Ten (Hex)
Princess Sumaya University
Combinational Circuits
Digital Logic & Design Lecture No. 3. Number System Conversion Conversion between binary and octal can be carried out by inspection.  Each octal digit.
ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 due 10/9 – Please omit last problem 4.6(a),(c) Quiz during recitation on Monday (10/13)
ELECTRONICS TECHNOLOGY Digital Devices I Karnaugh Maps
Digital Logic Design Lecture 13. Announcements HW5 up on course webpage. Due on Tuesday, 10/21 in class. Upcoming: Exam on October 28. Will cover material.
Digital Logic Design Lecture 14 based on video from:
1/15/2015 Slide # 1 Binary, Octal and Hex Numbers Copyright Thaddeus Konar Introduction to Binary, Octal and Hexadecimal Numbers Thaddeus Konar.
Number Systems Decimal Binary Denary Octal Hexadecimal Click the mouse or Press the space bar to Continue.
Finite State Machines Finite state machines with output
Combinatorial networks- II
Min terms and logic expression
Internet Engineering Czesław Smutnicki Discrete Mathematics – Combinatorics.
1 Forging new generations of engineers. 2 DESIGN EXAMPLE “Date of Birth Problem”
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Date of Birth Design Problem
Date of Birth Design Problem
Design Example “Date of Birth Problem”
KS4 Electricity – Electronic systems
Presentation transcript:

Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem Date of Birth Design Problem Digital Electronics Project Lead The Way, Inc. Copyright 2009

Design Specifications Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem Design Specifications Design a combinational logic circuit that meets the following design specifications: There are three (3) three inputs and seven (7) outputs. As the inputs count from 000 to 111, the outputs (a – g) will generate the logic to display a date of birth (DOB) on a 7-segment display. The 7-segment display is a common cathode display. The DOB will be displayed in the MM-DD-YY format. Date of Birth 7-Segment Display Driver Logic Circuit a b c d e f g X Y Z Project Lead The Way, Inc. Copyright 2009

Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem Example – DOB 02/13/10 X Y Z Display 1 February 13, 1910 (02-13-10) is the date of birth of William Shockley. Shockley, along with John Bardeen and Walter Brattain, invented the transistor while working at Bell Labs in the 1940s. Project Lead The Way, Inc. Copyright 2009

Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem DOB Truth Table X Y Z Display a b c d e f g 1 Project Lead The Way, Inc. Copyright 2009

Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem K-Map for Segment (a) X Y Z Display a 1 1 Project Lead The Way, Inc. Copyright 2009

Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem Segment (a) – AOI Logic X Y Z a Project Lead The Way, Inc. Copyright 2009

Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem K-Map for Segment (b) X Y Z Display b 1 1 Project Lead The Way, Inc. Copyright 2009

Segment (b) – NAND Logic Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem Segment (b) – NAND Logic X Y Z b Project Lead The Way, Inc. Copyright 2009

Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem K-Map for Segment (c) X Y Z Display c 1 1 Project Lead The Way, Inc. Copyright 2009

Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem Segment (c) – NOR Logic X Y Z c Project Lead The Way, Inc. Copyright 2009

Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem All Segments Project Lead The Way, Inc. Copyright 2009

Date of Birth Design Problem Digital Electronics 2.3 Date of Birth Design Problem X Y Z Complete Date of Birth Circuit 02-13-10 Common Cathode 7-Segment Display AOI Segment a & d NAND Segment b NOR Segment c AOI Segment e NAND Segment f NOR Segment g Project Lead The Way, Inc. Copyright 2009