RF Electronics Engineering

Slides:



Advertisements
Similar presentations
Numbers Treasure Hunt Following each question, click on the answer. If correct, the next page will load with a graphic first – these can be used to check.
Advertisements

Scenario: EOT/EOT-R/COT Resident admitted March 10th Admitted for PT and OT following knee replacement for patient with CHF, COPD, shortness of breath.
Angstrom Care 培苗社 Quadratic Equation II
AP STUDY SESSION 2.
1
Copyright © 2003 Pearson Education, Inc. Slide 1 Computer Systems Organization & Architecture Chapters 8-12 John D. Carpinelli.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 4 Computing Platforms.
Processes and Operating Systems
Copyright © 2011, Elsevier Inc. All rights reserved. Chapter 6 Author: Julia Richards and R. Scott Hawley.
Author: Julia Richards and R. Scott Hawley
Properties Use, share, or modify this drill on mathematic properties. There is too much material for a single class, so you’ll have to select for your.
Balanced Device Characterization. Page 2 Outline Characteristics of Differential Topologies Measurement Alternatives Unbalanced and Balanced Performance.
Fixture Measurements Doug Rytting.
David Burdett May 11, 2004 Package Binding for WS CDL.
FIGURE 2.1 The purpose of linearization is to provide an output that varies linearly with some variable even if the sensor output does not. Curtis.
1 RA I Sub-Regional Training Seminar on CLIMAT&CLIMAT TEMP Reporting Casablanca, Morocco, 20 – 22 December 2005 Status of observing programmes in RA I.
Properties of Real Numbers CommutativeAssociativeDistributive Identity + × Inverse + ×
Custom Services and Training Provider Details Chapter 4.
CALENDAR.
1 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt BlendsDigraphsShort.
1 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt RhymesMapsMathInsects.
1. Name the particles in the atom and give the charges associated with each.
1 Click here to End Presentation Software: Installation and Updates Internet Download CD release NACIS Updates.
Subject : Advance Electronics
FET Biasing.
Break Time Remaining 10:00.
Turing Machines.
Table 12.1: Cash Flows to a Cash and Carry Trading Strategy.
Filters and Tuned Amplifiers
FIGURE 6-1 Comparison of: (a) ac waveform: (b) dc waveform; (c) dc variable power supply and battery-sources of dc; (d) function generator-a source.
PP Test Review Sections 6-1 to 6-6
Bright Futures Guidelines Priorities and Screening Tables
EIS Bridge Tool and Staging Tables September 1, 2009 Instructor: Way Poteat Slide: 1.
Chapter 3 Logic Gates.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 29, 2010 MOS Transistors.
1 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt Vocabulary.
Bellwork Do the following problem on a ½ sheet of paper and turn in.
Power Systems Design -II
CS 6143 COMPUTER ARCHITECTURE II SPRING 2014 ACM Principles and Practice of Parallel Programming, PPoPP, 2006 Panel Presentations Parallel Processing is.
Operating Systems Operating Systems - Winter 2010 Chapter 3 – Input/Output Vrije Universiteit Amsterdam.
Exarte Bezoek aan de Mediacampus Bachelor in de grafische en digitale media April 2014.
TESOL International Convention Presentation- ESL Instruction: Developing Your Skills to Become a Master Conductor by Beth Clifton Crumpler by.
Copyright © 2012, Elsevier Inc. All rights Reserved. 1 Chapter 7 Modeling Structure with Blocks.
Communication Systems (EC-326)
1 RA III - Regional Training Seminar on CLIMAT&CLIMAT TEMP Reporting Buenos Aires, Argentina, 25 – 27 October 2006 Status of observing programmes in RA.
Basel-ICU-Journal Challenge18/20/ Basel-ICU-Journal Challenge8/20/2014.
1..
CONTROL VISION Set-up. Step 1 Step 2 Step 3 Step 5 Step 4.
Adding Up In Chunks.
MaK_Full ahead loaded 1 Alarm Page Directory (F11)
1 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt Synthetic.
S Transmission Methods in Telecommunication Systems (5 cr)
: 3 00.
5 minutes.
1 hi at no doifpi me be go we of at be do go hi if me no of pi we Inorder Traversal Inorder traversal. n Visit the left subtree. n Visit the node. n Visit.
Speak Up for Safety Dr. Susan Strauss Harassment & Bullying Consultant November 9, 2012.
Essential Cell Biology
FIGURE 12-1 Op-amp symbols and packages.
Converting a Fraction to %
Clock will move after 1 minute
PSSA Preparation.
Essential Cell Biology
Chapter 13: Digital Control Systems 1 ©2000, John Wiley & Sons, Inc. Nise/Control Systems Engineering, 3/e Chapter 13 Digital Control Systems.
Immunobiology: The Immune System in Health & Disease Sixth Edition
Physics for Scientists & Engineers, 3rd Edition
Energy Generation in Mitochondria and Chlorplasts
Select a time to count down from the clock above
FIGURE 3-1 Basic parts of a computer. Dale R. Patrick Electricity and Electronics: A Survey, 5e Copyright ©2002 by Pearson Education, Inc. Upper Saddle.
Presentation transcript:

RF Electronics Engineering Spring 2014 RF Systems and Circuits RF Electronics Engineering Emad Hegazi Professor, ECE Communication Circuits Research Group http://portal.eng.asu.edu.eg/emadhegazi.php

Spring 2014 RF Systems and Circuits Resonance Resonance represents the intrinsic rate of energy exchange in a second order system. Friction forces oscillation to cease after a while. Less friction means higher quality system

Circuit Analysis RF Systems and Circuits Why? If there is no loss Spring 2014 RF Systems and Circuits Circuit Analysis If there is no loss Why? define

Spring 2014 RF Systems and Circuits Impedance @ Resonance Inductor and Capacitor exchange energy and loss resistance keeps burning energy By the way, the parallel resistance is simply a model.

Susceptance @ Resonance Spring 2014 RF Systems and Circuits Susceptance @ Resonance R is the ONLY block that draws current from the source at resonance The tank looks like a high impedance to the supply.

Quality The ratio of stored current to the source current at resonance Spring 2014 RF Systems and Circuits Quality The ratio of stored current to the source current at resonance R must be large for higher Q.

Spring 2014 RF Systems and Circuits Series Resonance

Getting Real RF Systems and Circuits If the input source is constant Spring 2014 RF Systems and Circuits Getting Real If the input source is constant

Spring 2014 RF Systems and Circuits Impedance @ Resonance Inductor and Capacitor exchange energy and loss resistance keeps burning energy The impedance is at minimum when at resonance

Spring 2014 RF Systems and Circuits Impedance @ Resonance Q is the ratio between the voltage on the reactance to the source voltage.

Passive Amplification Spring 2014 RF Systems and Circuits Passive Amplification QVm -QVm Maximum current flows in the circuit means L & C see maximum voltage at opposite polarities. @ resonance, the circuit amplifies the source voltage by Q

Spring 2014 RF Systems and Circuits Impedance Conversion

Spring 2014 RF Systems and Circuits Impedance Conversion

Outline Friis Formula Merits of LNAs Common Gate LNA Common Source LNA Spring 2014 RF Systems and Circuits Outline Friis Formula Merits of LNAs Common Gate LNA Common Source LNA

Spring 2014 RF Systems and Circuits Cascaded Noise Figure In a line-up of receiver stages, use Friis equation Gi is the power gain Says that the noise factor ‘F’ is more influenced by earlier stages

LNA Merits Gain Low Noise (NF) High Linearity (IIP3) Spring 2014 RF Systems and Circuits LNA Merits Gain Low Noise (NF) High Linearity (IIP3) Low Reflection (S11) High reverse isolation (S12) High Stability (K)

Maximum Power Transfer Spring 2014 RF Systems and Circuits Maximum Power Transfer

Transistor Noise Thermal noise is referred to the input Spring 2014 RF Systems and Circuits Transistor Noise Thermal noise is referred to the input Physical Circuit equivalent      

Common Gate LNA Input impedance is resistive (except for parasitics) Spring 2014 RF Systems and Circuits Common Gate LNA Input impedance is resistive (except for parasitics) Offers good impedance match even at low frequencies

Spring 2014 RF Systems and Circuits Common Gate LNA Inductor @input tunes out transistor and board parasitics. Channel resistance offers good reverse isolation

Common Gate LNA At matching condition, Zin = 1/gm Spring 2014 RF Systems and Circuits Common Gate LNA At matching condition, Zin = 1/gm

Impedance Transformers Spring 2014 RF Systems and Circuits Impedance Transformers  

Impedance Matching Maximum power transfer Minimum noise figure Spring 2014 RF Systems and Circuits Impedance Matching Maximum power transfer Minimum noise figure Optimized passives’ transfer functions Minimum reflections

Impedance Matching Impedance mismatch is preserved at each port Spring 2014 RF Systems and Circuits Impedance Matching Impedance mismatch is preserved at each port We need a TRANSFORMER

Transformer Matching Transformers are bulky and lossy Spring 2014 RF Systems and Circuits Transformer Matching Transformers are bulky and lossy We don’t really need wideband matching in RF transceivers Think of a narrow band equivalent of a transformer  

Narrow Band Impedance Transformers Spring 2014 RF Systems and Circuits Narrow Band Impedance Transformers Load resistance takes only a fraction of the input current Looks like a higher resistance than it really is. Problem: Zin looks reactive

L-Match @resonance the C and Ls tune out and only Rs remains. Spring 2014 RF Systems and Circuits L-Match @resonance the C and Ls tune out and only Rs remains. LNA input is made with higher R to save power   LNA Antenna

Common Gate LNA: Lowering Power II Spring 2014 RF Systems and Circuits Common Gate LNA: Lowering Power II Narrowband impedance transformer (L Section) allows the LNA to have Zin>50W. Transformer amplifies input signal by:

Common Gate LNA: Lowering Power II Spring 2014 RF Systems and Circuits Common Gate LNA: Lowering Power II For same IIP3, Veff has to increase by >1 Current is reduced by the same factor Bias current is given by: gm

Common Gate LNA: Lowering Power III Spring 2014 RF Systems and Circuits Common Gate LNA: Lowering Power III   gm

Common Source Amplifier Spring 2014 RF Systems and Circuits Common Source Amplifier Input impedance is purely capacitive Resistive part appears at high frequency No input matching is possible

Common Source Amplifier Spring 2014 RF Systems and Circuits Common Source Amplifier Rg is set to 50W => Input Matching Miller Effect due to Cgd => Limited Bandwidth

Common Source Amplifier Spring 2014 RF Systems and Circuits Common Source Amplifier Cascode reduces Miller Effect Resistive Load limits linearity

Common Source Amplifier Spring 2014 RF Systems and Circuits Common Source Amplifier Parallel Resonance at output boasts narrow band gain without impacting linearity Rg produces a lot of Noise NF>3 dB

Common Source Amplifier Spring 2014 RF Systems and Circuits Common Source Amplifier Series resonance at input creates a resistive term Iin= jw CgsVgs Vin=Vgs+jwLs(Iin+gmVgs) gmVgs Iin

Common Source Amplifier Spring 2014 RF Systems and Circuits Common Source Amplifier Series resonance at input creates a resistive term @ RF, input is still capacitive because Ls is very small to give 50W with high wT

Common Source Amplifier Spring 2014 RF Systems and Circuits Common Source Amplifier Gate inductance offers one more degree of freedom to allow matching and series resonance at the same time Valid for

Spring 2014 RF Systems and Circuits Parasitics Ali Niknejad ECE142

Design Procedure for Common Source LNAs Spring 2014 RF Systems and Circuits Design Procedure for Common Source LNAs

Common Source Amplifier Spring 2014 RF Systems and Circuits Common Source Amplifier Assume an equivalent resistive load Rd @ resonance

Common Source Amplifier Spring 2014 RF Systems and Circuits Common Source Amplifier Noise Figure (F) is given by Source Coils Transistor Use samll Ls Decreases with wT

Optimization of CS LNA Assume @ Input matching condition Spring 2014 RF Systems and Circuits Optimization of CS LNA Assume @ Input matching condition

Optimization of CS LNA wT Increases Lg Noise dominates Higher power Spring 2014 RF Systems and Circuits Optimization of CS LNA wT Increases Lg Noise dominates Higher power

Another Way to Look at It Spring 2014 RF Systems and Circuits Another Way to Look at It If Q is input quality factor

Another Way to Look at It Spring 2014 RF Systems and Circuits Another Way to Look at It The input is amplified by Q before it reaches the transistor This reduces linearity

Other Losses: Inductor Losses Spring 2014 RF Systems and Circuits Other Losses: Inductor Losses Typically Lg losses dominate Adds in series to source noise Independent of FET gain

Other Losses: Gate Resistance Spring 2014 RF Systems and Circuits Other Losses: Gate Resistance Gate Resistance creates additional noise (uncorrelated with channel noise) Use inter-digitated layout to reduce gate electrode resistance

Other Losses: Gate Induced Noise Spring 2014 RF Systems and Circuits Other Losses: Gate Induced Noise Due to inversion layer resistance Partly correlated with conventional thermal noise Modeled as a resistance in series with gate

Other Losses: Gate Induced Noise Spring 2014 RF Systems and Circuits Other Losses: Gate Induced Noise The effective Q is lowered by losses Higher Q is achieved through lower Cgs Smaller Cgs raises rinv and also gate resistance There is an optimum W at each current

Other Losses: Substrate Coupling Spring 2014 RF Systems and Circuits Other Losses: Substrate Coupling BSIM3V3 models do NOT capture Cgb Gate to bulk capacitance is an additional path for noise

Other Losses: Substrate Coupling Spring 2014 RF Systems and Circuits Other Losses: Substrate Coupling Hole distribution in the depletion layer are modulated by gate voltage Same effect on electrons in the inversion layer which reflects back on depletion region