May 17, 20001 Design Option Trade-Offs w Transceiver Design - Dr. Zong Liang Wu, Philips w Peripheral Component - Peter Teng, NEC.

Slides:



Advertisements
Similar presentations
May 16, Edition2 USB Hub Designs John Garney Hub Working Group Chair, Intel Corporation Schumann Rafizadeh VP Engineering, Yi Shi Tong John.
Advertisements

Number Resource Optimization Working Group Report to NANC June 20-21, 2000 Brian Baldwin, Ameritech Beth ODonnell, Cox Communications Eleanor Willis-Camara,
May 17, Isochrony and Synchronization Geert Knapen Philips ITCL-USA.
Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Csci 2111: Data and File Structures Week2, Lecture 1 & 2
Interfacing mixed signal peripherals by protocols of packet type Emil Gueorguiev Saramov Angel Nikolaev Popov Computer Systems Department, Technical University.
FX to FX2: A Comparison. Agenda Block diagram Evolution Hardware Firmware Wrap-up.
1 of 24 The new way for FPGA & ASIC development © GE-Research.
Parts & Functions of a Computer. 2 Functions of a Computer.
May 17, Track 1 May 17, USB Bus Analyzers Brian Leete
System on a Chip (SoC) An Overview David Cheung Christopher Shannon.
© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.
August 06 PKUnity: A SoC Design and Verification Platform Lu Junlin MicroProcessor R&D Center (MPRC) Peking University.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
How Computers Work Chapter 1.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
USB 2.0 to SD-Card File Transfer
May 8, Peripheral Design Options For USB 2.0 Solutions Dave Thompson Manager of High Speed I/O Development Agere Systems,
October 11, USB 2.0 Transceiver Macrocell Steve McGowan - Intel Corporation Clarence Lewis - Texas Instruments Haoran Duan - Agilent Technologies.
Chipsets and Controllers
May 17, Design Option Trade-Offs w Transceiver Design - Dr. Zong Liang Wu, Philips.
May 17, USB 2.0 Transceiver Macrocell Steve McGowan - Intel Corporation Clarence Lewis - Texas Instruments Steve McGowan - Intel Corporation Clarence.
May 8, The EASY Way to Create I/O Devices John Hyde Intel Corporation intel.com.
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
Role of Standards in TLM driven D&V Methodology
October 10, Enabling USB 2.0 Peripherals Brad Hosler USB Engineering Manager Intel Corporation.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
COMP 1017: Digital Technologies Session 7: Motherboards.
Chapter 2 Chapter 2: Planning for Server Hardware.
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
1 Chapter Overview Understanding Expansion Buses Configuring Expansion Cards Cables and Connectors.
October 10, USB 2.0 Peripheral Design Options Dave Podsiadlo Product Marketing Manager Cypress Semiconductor Single-Chip, Internal.
1 A+ Guide to Managing and Maintaining Your PC, Fifth Edition Hardware Needs Software to Work Hardware  Physical components of a computer  Visible part.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
Organization of a computer: The motherboard and its components.
Chipset Introduction The chipset is commonly used to refer to a set of specialized chips on a computer's motherboard or.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 1 Introducing Hardware.
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
® Programmable Solutions in ISDN Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
May 17, USB Semiconductor IP How to Integrate USB into Your Design Eric Huang inSilicon Corporation.
집적회로 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
Chapter 2 Chapter 2: Planning for Server Hardware.
October 10, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.
May 8, Undocumented UTMI Eric Huang and Ravikumar Govindaraman inSilicon Corporation.
BridgePoint Integration John Wolfe / Robert Day Accelerated Technology.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
Input/Output Organization III: Commercial Bus Standards CE 140 A1/A2 20 August 2003.
Multi-objective Topology Synthesis and FPGA Prototyping Framework of Application Specific Network-on-Chip m Akram Ben Ahmed Xinyu LI, Omar Hammami.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
System on a Chip (SoC) An Overview David Cheung Christopher Shannon.
1 of 24 The new way for FPGA & ASIC development © GE-Research.
Linux Field Programmable Gate Array OpenRISC Open System-On-A-Chip
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
Electronics for Physicists
Spartan-II + Soft IP = Programmable ASSP
Matlab as a Development Environment for FPGA Design
Bus-Based Computer Systems
Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Electronics for Physicists
Total Development Cost (M$)
HardWireTM FpgASIC The Superior ASIC Solution
Course Code 114 Introduction to Computer Science
Presentation transcript:

May 17, Design Option Trade-Offs w Transceiver Design - Dr. Zong Liang Wu, Philips w Peripheral Component - Peter Teng, NEC

May 17, Peripheral Design Options - Choosing the Right Partner Peter Teng Engineering Manager Computer Technology I/O Group NEC Electronics Inc.

May 17, Path from Discrete to ASIC w Better pricing w Throughput boost w Pinout flexibility w Multi-core integration w Process differences w Target specifications mismatch w Longer design effort and time w Tied to certain ASIC vendors w ASIC NRE charges w Minimum volume requirements AdvantagesDisadvantages

May 17, Function ASIC Configuration SIEEPC User Logic Hard Macro 12 MHz Soft Macro USB 1.1 ASIC PHYPHY EPC User Logic Soft Macro 2-chip Solution ASIC/FPGA Standard Product Standard Product USB 2.0 PHYEPC User Logic Hard Macro 480 MHz Soft Macro 1-chip Solution ASIC

May 17, USB IDE Bridge Setup USB 2.0/1.X Host Controller/Hub USB 2.0/1.X Host Controller/Hub EPCSpecificClassEPCSpecificClass USB 2.0 USB 2.0 SIE/PHY CPU IF Connector Local Bus Controller(FPGA) Controller(FPGA) 33 MHz 32-bit Bus 33 MHz 32-bit Bus Local Bus Connector USB 2.0 EPC EVA Board 33 MHz 32-bit CPU Bus Ultra DMA 33 CPUV832CPUV832 CPU Board CPU IF Connector IEEE 1284/ UART UART UDMAControllerUDMAController

May 17, Evaluation Board Advantages w Hands-on experience w Easy development and performance benchmarking w Early bug detection w Prototype area for system expansion w Platform flexibility meets developers’ requirement

May 17, Simulation Environment w Environment of complete models – Host – Hub – Endpoint w USB bus monitors for both 2.0 and 1.1 w Proprietary bus monitors for CPU/DMA/SIE Test scenarios HC model PHY/SIE model USB 2.0 Host Model USB 2.0 Bus Monitor USB 2.0 Hub Model PHY/SIE model USB 2.0 Function SIE USB 2.0 Function SIE PHY/SIE model USB 2.0 Function Macro USB 2.0 Function Macro SIE Monitor DMA/CPU IF CPU/DMAModel/MonitorCPU/DMAModel/Monitor EPC RAM

May 17, Hub TT Design Carve up operation Normal receive operation

May 17, Simulation Environment Consideration w Represents accurate timing RTL implementation w Offers complete simulation and verification environment w Provides fast host, hub, and function emulation w Performs protocol and compliance checking w Configures to developers’ requirements w Offers sample setup allowing for fast and easy startup

May 17, ASIC Vendor Selection w Effortless transition from discrete to ASIC solution w Complete packaging solution – Availability of development platform – Complete simulation environment – Excellent ASIC service w Matching product roadmap w Quality and experience

May 17, NEC USB 2.0 Roadmap Storage core Transceiver & SIE ASSP Transceiver Hub ASSP HubController Host ASSP HostController Transceiver & SIE core Transceiver Printer core 2000 Host (RTL) Hub (RTL) FunctionController TransceiverASSPTransceiverASSP USB 2.0 to IDE(UDMA/33) ASSP Mockup USB 2.0 to IDE(UDMA/33) ASSP Mockup USB 2.0 to IDE (UDMA/66) ASSP USB 2.0 to IDE (UDMA/66) ASSP Generic(RTL)Generic(RTL) MarAprMayJunJulAugSepOctNovDec nd ES June 2 nd ES May

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.