Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies.

Slides:



Advertisements
Similar presentations
Store in column(s): C1-C60
Advertisements

Noise-Predictive Turbo Equalization for Partial Response Channels Sharon Aviran, Paul H. Siegel and Jack K. Wolf Department of Electrical and Computer.
Barcelona Forum on Ph.D. Research in Communications, Electronics and Signal Processing 21st October 2010 Soft Errors Hardening Techniques in Nanometer.
I/O Errors 1 Computer Organization II © McQuain RAID Redundant Array of Inexpensive (Independent) Disks – Use multiple smaller disks (c.f.
Triple-Parity RAID and Beyond Hai Lu. RAID RAID, an acronym for redundant array of independent disks or also known as redundant array of inexpensive disks,
Lecture # 7. Topics Storage Techniques of Bits Storage Techniques of Bits Mass Storage Mass Storage Disk System Performance Disk System Performance File.
Princess Sumaya Univ. Computer Engineering Dept. Chapter 6:
Handling Resistance Drift in Phase Change Memory - Device, Circuit, Architecture, and System Solutions Manu Awasthi, Manjunath Shevgoor, Kshitij Sudan,
Circuit Modeling of Non-volatile Memory Devices
Noise, Information Theory, and Entropy (cont.) CS414 – Spring 2007 By Karrie Karahalios, Roger Cheng, Brian Bailey.
Instruction Set Design
Thank you for your introduction.
Computer Engineering II
Computer Organization and Architecture
LEVERAGING ACCESS LOCALITY FOR THE EFFICIENT USE OF MULTIBIT ERROR-CORRECTING CODES IN L2 CACHE By Hongbin Sun, Nanning Zheng, and Tong Zhang Joseph Schneider.
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
Operating Systems ECE344 Ashvin Goel ECE University of Toronto Disks and RAID.
0 秘 Type of NAND FLASH Discuss the Differences between Flash NAND Technologies: SLC :Single Level Chip MLC: Multi Level Chip TLC: Tri Level Chip Discuss:
CHALLENGES IN EMBEDDED MEMORY DESIGN AND TEST History and Trends In Embedded System Memory.
The Performance of Polar Codes for Multi-level Flash Memories
5/4/2006BAE Analog to Digital (A/D) Conversion An overview of A/D techniques.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Cooperative Multiple Input Multiple Output Communication in Wireless Sensor Network: An Error Correcting Code approach using LDPC Code Goutham Kumar Kandukuri.
11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.
Low-Power CMOS SRAM By: Tony Lugo Nhan Tran Adviser: Dr. David Parent.
Digital Voice Communication Link EE 413 – TEAM 2 April 21 st, 2005.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
Chapter 1 Data Storage. 2 Chapter 1: Data Storage 1.1 Bits and Their Storage 1.2 Main Memory 1.3 Mass Storage 1.4 Representing Information as Bit Patterns.
Copyright © Cengage Learning. All rights reserved.
Why to Apply Digital Transmission?
Network Coding for Distributed Storage Systems IEEE TRANSACTIONS ON INFORMATION THEORY, SEPTEMBER 2010 Alexandros G. Dimakis Brighten Godfrey Yunnan Wu.
Chapter 6 RAID. Chapter 6 — Storage and Other I/O Topics — 2 RAID Redundant Array of Inexpensive (Independent) Disks Use multiple smaller disks (c.f.
RAID Shuli Han COSC 573 Presentation.
Memory and Programmable Logic
Sociology 5811: Lecture 7: Samples, Populations, The Sampling Distribution Copyright © 2005 by Evan Schofer Do not copy or distribute without permission.
1 UCR Hardware Security Primitives with focus on PUFs Slide credit: Srini Devedas and others.
1 Review Of “A 125 MHz Burst-Mode Flexible Read While Write 256Mbit 2b/c 1.8V NOR Flash Memory” Adopted From: “ISSCC 2005 / SESSION 2 / NON-VOLATILE MEMORY.
Chapter 5 Internal Memory. Semiconductor Memory Types.
Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Split-Row: A Reduced Complexity, High Throughput.
Fault models Stuck-at Stuck-at-1 Reset coupling 0 0 Set coupling Inversion coupling Transition  /0 0 1 Transition  /1 1.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2010 Memory Overview.
Chapter 1 Data Storage © 2007 Pearson Addison-Wesley. All rights reserved.
+ CS 325: CS Hardware and Software Organization and Architecture Memory Organization.
Error Control Code. Widely used in many areas, like communications, DVD, data storage… In communications, because of noise, you can never be sure that.
Low-Power SRAM ECE 4332 Fall 2010 Team 2: Yanran Chen Cary Converse Chenqian Gan David Moore.
Washington State University
Physical Memory and Physical Addressing By Alex Ames.
11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.
Error Detection and Correction – Hamming Code
Error-Detecting and Error-Correcting Codes
Turbo Codes. 2 A Need for Better Codes Designing a channel code is always a tradeoff between energy efficiency and bandwidth efficiency. Lower rate Codes.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 7, 2014 Memory Overview.
Digital Circuits Introduction Memory information storage a collection of cells store binary information RAM – Random-Access Memory read operation.
Digital Design Lecture 13
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 8, 2013 Memory Overview.
Whole Test Suite Generation. Abstract Not all bugs lead to program crashes, and not always is there a formal specification to check the correctness of.
1 Product Codes An extension of the concept of parity to a large number of words of data 0110… … … … … … …101.
Chapter 5 - Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization.
On-Chip ECC for Low-Power SRAM Design
Vladimir Stojanovic & Nicholas Weaver
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Programmable Logic Controllers (PLCs) An Overview.
Chapter 1 Data Storage.
BIC 10503: COMPUTER ARCHITECTURE
Information Redundancy Fault Tolerant Computing
Use ECP, not ECC, for hard failures in resistive memories
Reliability and Channel Coding
Presentation transcript:

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies SpectraPlex Flash Technology MANDAN

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies SpectraPlex Flash - Codename MANDAN n Applies multilevel flash technology to obtain error detection/correction n Simple encoding and decoding n Less silicon overhead than conventional ECC

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Benefits of the MANDAN Technology n An increase of 23% or more in gross return per wafer n Improved field reliability – better quality n Simple implementation n No additional silicon required

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Cost of Mandan benefits n Addition of ECC encode and decode circuitry – may only require small modifications if ECC is currently employed in chip designs n Small change in program and sense circuitry n New chip layout

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Block Overview Input Data Encode to multilevel form Store in flash cells Read multilevel data Decode from multilevel form and apply error detection/correction Output Data

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies ESC Design Changes Peripheral interface circuitry requires limited modification Memory array remains unchanged or may be reduced in size

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Mandan Outline n Proprietary new technology n Implemented with current technologies n Cell arrays in current designs can often be used without modification n Provides Error Correction Coding (ECC) uniquely suited to flash memory systems

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Larger memories need lower error rates 1 Mb memory 1 Gb memory Constant number of errors per die Error rate improvement required An error rate of 1e-11 is needed with the larger chip to give the same total number of errors per die

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Implications n Error performance sufficient for todays memories will be inadequate for tomorrows n Error mechanisms must be understood and treated n Error detection and correction is essential for next generation and beyond products

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Flash Error Mechanisms n Hard Failures –Stuck bit lines –Driver/sense amp failures –Other hard errors n Statistical errors n Soft Failures –Cosmic rays –Transients –Other soft failures

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Hard Failure Remedies n Add redundant rows and columns –Adds significant array area –Requires test and fix at production time n Add redundancy and ECC circuitry –Adds some to array area –Adds encode and decode complexity n Use SpectraPlex Mandan ECC –Adds encode and decode complexity –No additional array area needed

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Statistical Errors n Result from large distribution around programmed state value n Controlled by programming algorithm n State width roughly inversely proportional to number of states n Trade off time and programming algorithm complexity for state width and better error performance

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Soft Failures n Result from usually unpredictable events in normal operation –Cosmic rays and other radiations change cell state –Noise and transients interfere with storage and readback processes n Must be fixed by error correction methods –Conventional ECC requires 8 – 20% more cells and circuit complexity –SpectraPlex ESC only adds to circuit complexity

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Optimization n Memory must be optimized for type of errors expected n Hard and soft errors can be handled by similar mechanisms n Statistical errors generally best dealt with through optimization of programming process and ECC

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Definition of Terms Min Threshold Voltage Level Max Distribution of cells around nominal level for the particular programmed value 2*Delta Sigma

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Relationship between number of states and statistical error rate n Increased number of states reduces distance between states (delta) n Tighter programming required by increase in number of states also reduces width of distribution (sigma) n Result is that ratio of delta/sigma is nearly constant over wide range of number of states n Delta/sigma ratio is most important factor in statistical error rate basic statistical error rate will be roughly constant **IF** sigma can be reduced proportional to delta

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies SpectraPlex MANDAN and Conventional Performance Compared n Conventional is two bits per cell without error correction n Mandan has better error rate at same delta/sigma ratio and bit density as practical conventional designs n Only one design example shown – actual performance depends on particular design requirements of a specific product SpectraPlex MANDAN performance Conventional 2 bit per cell performance Error RateError Rate delta / sigma ratio Typical range

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies What do the curves mean? n For the same delta/sigma ratio, Mandan processing can add significant improvement in error rate n For the same error rate, Mandan can reduce requirements on delta/sigma ratio n Designers have more options available to achieve design objectives

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Mandan tradeoffs n Mandan can be used to improve basic statistical error rate n Mandan can be used to ease programming requirements = faster programming/write time n Mandan can be used to offset effects of other desirable objectives such as reduced voltage operation

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Potential costs of conventional ECC n Increase in number of cells to hold parity check bits –Typically in the range of 8-20% more cells –Depends on block size n Must add encode and decode circuitry –Encode has modest cost –Decode affects access time for reading n Significant intellectual property barriers

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Mandan Advantages n Does not require additional cells n Provides error detection/correction n Novel technology – patent pending n Useful across a broad range of densities and operating conditions n Access overhead comparable to conventional ECC

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies Production Benefits Comparison Example ComparisonConventionalMANDAN wafer size300mm technology92nm capacity4Gb die fraction for error encode/decode3% die fraction for parity check (ECC)10%0% Total die fraction for ECC13%3% Error rate10^-10< 10 ^ -20 good die per wafer cost of processed wafer$800 cost per die$0.465$0.419 savings per die $0.047 value of die at asp of $5.00$8,594$9,550 net per wafer$7,794$8,750 net per 100K wafers$779,375,000$875,000,000 Benefit from SpectraPlex MANDAN $95,625,000 percent benefit 12.3% cost of license (5% of asp) $47,750,000 net benefit after license $47,875,000

Copyright © 2010 SpectraPlex – Presentation property of SpectraPlex, no reproduction without permission SpectraPlex High Performance Communications Technologies For more informations