System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD Prototype ROD (6U VME) – Requirements 4 channel (CPMs) prototype Perform zero.

Slides:

Advertisements

Similar presentations

Uli Schäfer Trigger Status JEP (JET/ENERGY PROCESSOR) Komponenten JEM0 (JET/ENERGY MODULE) -Hardware -Firmware JEM1 nächste Tests / Termine Production.

Advertisements

Pixel Chip Testing S. Easo, RAL Current Status of the Pixel Chip Testing. Plans for an LHCb Test Setup at CERN.

System Design GroupInstrumentationViraj PereraRAL 2-March-01 Cluster Processor Chip Requirements – Process 4 x 2 x 2 TT Window – Receive BC multiplexed.

CMS Week March presented by John Coughlan RAL FED Hardware Status Pre-Series Manufacture Final Production Plans.

Questionnaire Response

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.

The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.

Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.

Uli Schäfer 1 BLT – status – plans BLT – backplane and link tester Recent backplane test results Test plans – week June 15.

Cluster Processor Module : Status, test progress and plan Joint Meeting, Mainz, March 2003.

Uli Schäfer JEM Plans Status (summary) Further standalone tests Sub-slice test programme JEM re-design Slice test.

Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.

MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.

5th April, 2005JEM FDR1 Energy Sum Algorithm In all stages saturate outputs if input is saturated or arithmetic overflow occurs Operate on 40Mb/s data.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.

Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.

Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.

22nd March, 2005CPM FDR, Architecture and Challenges1 CPM architecture and challenges oCP system requirements oArchitecture oModularity oData Formats oData.

The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.

Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.

Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.

Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.

Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.

1 Pulsar firmware status March 12th, 2004 Overall firmware status Pulsar Slink formatter Slink merger Muon Reces SVT L2toTS Transmitters How to keep firmware.

Uli Schäfer 1 JEM Test Strategies Current plan: no JTAG tests at R&S  initial tests done at MZ Power-up / currents Connectivity tests (JTAG) per (daughter)

Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.

Uli Schäfer JEM1 In input modules T,S probably mix of φ-bins 5,6 due to routing problems of high-speed LVDS links With current algorithm rounding errors.

Uli Schäfer JEM hardware / test JEM0 test programme Mainz standalone RAL sub-slice test JEM re-design Heidelberg slice test.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.

Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.

1 MICE/AFE II t Update IIT Analog Front End (AFE) Test Stand AFE Conceptual Design Report (CDR) Terry Hart, Illinois Institute of Technology, February.

Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.

John Coughlan CMS Week Mar FED Update FED Production Status Transition Card.

TRBnet for the CBM MVD-Prototype Borislav Milanović In cooperation with: J. Michel, M. Deveaux, S. Seddiki, M. Traxler, S. Youcef, C. Schrader, I. Fröhlich,

14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.

PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.

1 FTK Rear Transition Module Mircea Bogdan The University of Chicago March 9, 2015 Production Readiness Review.

Frontend of PHENIX Si pixel K. Tanida (RIKEN) FEM/DAQ meeting for PHENIX upgrade (10/24/02) Outline Overview of PHENIX Si pixel detector ALICE1 chip readout.

Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.

Status of SVD Readout Electronics Markus Friedl (HEPHY Vienna) on behalf of the Belle II SVD Collaboration BPAC October 2012.

CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,

1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Cosmic Ray Tests at RAL AFE-IIt Firmware Development VLSB Firmware Development Summary.

CMX status Yuri Ermoline for the MSU group Mini-TDAQ week, CERN, 9-11 July 2012,

Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.

ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.

John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.

16th July 2003Tracker WeekJohn Coughlan et. al.FED-UK Group Final FED Progress Report CMS Tracker Week 16th July 2003.

Tracker Week October CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University,

Level-1 Calorimeter Trigger Readout Driver FDR/PRR 15 th August 2006 Introduction to the ROD Norman Gee 15-Aug-2006 Norman Gee.

Jet algorithm and Jet FPGA by Attila Hidvégi. Content Status of the Jet algorithm New design for the Jet FPGA on JEM-1.0 Jet CMM firmware Summary Outlook.

FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.

Tracker Week February presented by John Coughlan RAL FED Status FEDv2 Testing Pre-Series Manufacture Final Production.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

17 October 2002Electronics DivisionViraj Perera RAL TCM, GIO, CAN & TTCRx Adam Davis.

DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.

SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.

HCAL DAQ Path Upgrades Current DCC Status New DCC Hardware Software

ATLAS calorimeter and topological trigger upgrades for Phase 1

Alberto Valero 17 de Diciembre de 2007

Preparation for Station Acceptance Test

Silicon Lab Bonn Physikalisches Institut Universität Bonn

Possibilities for CPM firmware upgrade

CPM plans: the short, the medium and the long

CP/JEP Rod Prototype Tests

The CMS Tracking Readout and Front End Driver Testing

Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)

FED Design and EMU-to-DAQ Test

Presentation transcript:

System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD Prototype ROD (6U VME) – Requirements 4 channel (CPMs) prototype Perform zero suppression Perform parity check Format data Buffer formatted data Readout via S-Link (160 Mbyte/s) Spy on ‘Events’ transferred

System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD (CP/Jet) Test Set-up

System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD (CP/Jet) Test Set-up in the lab

System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD (CP/Jet) Testing Slice data (CP) –Serialiser data (20 serialisers/CPM)

System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD Testing RoI Data (CP) –RoI data (eight CP Chips/CPM)

System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD (CP/Jet) Data received and formatted on the ROD Data sent on to the DSS via S-link Data captured on the ROD spy buffers ‘Event’

System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD (CP/Jet) Status summary and plans –Two modules at same status –More tests and minor bugs to be sorted out

System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD (CP/Jet) Firmware for the prototype ROD  Combine designs 1 & 2 and designs 3 & 4 to use one ROD per combination.  Four more designs to do. If the format is given (as in CP RoIs) then RAL can do the designs (preferred)

System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD (CP/Jet)  Two more modules will be assembled after few more tests  Two (four) PCBs and components need to be ordered for slice test requirements.  Total of six (eight) prototype ROD modules for the slice tests.

System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD (CP/Jet) More S-Link cards ordered ( Delivery March/April 2001) –Six optical ODIN Double (160 Mbyte/s) LDCs –Six optical ODIN Double (160 Mbyte/s) LSCs –Six S-link to PCI carrier cards (destination)