CoDeR-MP SSF meeting, May 3, 2011, Uppsala Agenda  10.15-10.45 Overview (Coffee will be served) Introduction, Olof Lindgren CoDeR-MP: Goals, progress.

Slides:



Advertisements
Similar presentations
Declarative Programming Languages for Multicore Architecures Workshop 15 January 2006.
Advertisements

Dynamic Power Redistribution in Failure-Prone CMPs Paula Petrica, Jonathan A. Winter * and David H. Albonesi Cornell University *Google, Inc.
Introduction Companion slides for The Art of Multiprocessor Programming by Maurice Herlihy & Nir Shavit TexPoint fonts used in EMF. Read the TexPoint manual.
1 Building a Fast, Virtualized Data Plane with Programmable Hardware Bilal Anwer Nick Feamster.
Gennady Pekhimenko Advisers: Todd C. Mowry & Onur Mutlu
Real Time Versions of Linux Operating System Present by Tr n Duy Th nh Quách Phát Tài 1.
L.N. Bhuyan Adapted from Patterson’s slides
- Dr. Kalpakis CMSC Dr. Kalpakis 1 Outline In implementing DBMS we need to answer How should the system store and manage very large amounts of data?
Presenter : Cheng-Ta Wu Kenichiro Anjo, Member, IEEE, Atsushi Okamura, and Masato Motomura IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39,NO. 5, MAY 2004.
Debugging operating systems with time-traveling virtual machines Sam King George Dunlap Peter Chen CoVirt Project, University of Michigan.
Source: IEEE Pervasive Computing, Vol. 8, Issue.4, Oct.2009, pp. 14 – 23 Author: Satyanarayanan, M., Bahl, P., Caceres, R., Davies, N. Adviser: Chia-Nian.
Asaf Cidon. , Tomer M. London
Mafijul Islam, PhD Software Systems, Electrical and Embedded Systems Advanced Technology & Research Research Issues in Computing Systems: An Automotive.
Full-System Timing-First Simulation Carl J. Mauer Mark D. Hill and David A. Wood Computer Sciences Department University of Wisconsin—Madison.
© 2004 Wayne Wolf Topics Task-level partitioning. Hardware/software partitioning.  Bus-based systems.
Informationsteknologi Institutionen för informationsteknologi | Model-based estimation and control on multicore platforms Motivation: Streamlined.
Multi-core processors. 2 Processor development till 2004 Out-of-order Instruction scheduling Out-of-order Instruction scheduling.
1 Scaleable Architecture for Real-Time Applications, SARA Lennart Lindh, Tommy Klevin and Johan Furunäs, Department of Computer Engineering (IDT), Mälardalens.
Håkan Sundell, Chalmers University of Technology 1 Evaluating the performance of wait-free snapshots in real-time systems Björn Allvin.
© DEEDS – OS Course WS11/12 Lecture 10 - Multiprocessing Support 1 Administrative Issues  Exam date candidates  CW 7 * Feb 14th (Tue): * Feb 16th.
Application-to-Core Mapping Policies to Reduce Memory System Interference Reetuparna Das * Rachata Ausavarungnirun $ Onur Mutlu $ Akhilesh Kumar § Mani.
Cache Design and Tricks Presenters: Kevin Leung Josh Gilkerson Albert Kalim Shaz Husain.
Guaranteed Component Assembly with Round Trip Analysis for Energy Efficient High-integrity Multi-core Systems Artemis-AAL day 7 May, Budapest 1BME and.
Yaron Doweck Yael Einziger Supervisor: Mike Sumszyk Spring 2011 Semester Project.
1 Virtual Private Caches ISCA’07 Kyle J. Nesbit, James Laudon, James E. Smith Presenter: Yan Li.
Chapter 13 Embedded Systems
Strategic Directions in Real- Time & Embedded Systems Aatash Patel 18 th September, 2001.
MultiPARTES Towards Model-Driven Engineering for Mixed- Criticality Systems: MultiPARTES Approach A. Alonso, C. Jouvray, S. Trujillo, M.A. de Miguel, C.
1 Presenter: Ming-Shiun Yang Sah, A., Balakrishnan, M., Panda, P.R. Design, Automation & Test in Europe Conference & Exhibition, DATE ‘09. A Generic.
Authors: Tong Li, Dan Baumberger, David A. Koufaty, and Scott Hahn [Systems Technology Lab, Intel Corporation] Source: 2007 ACM/IEEE conference on Supercomputing.
COLLABORATIVE EXECUTION ENVIRONMENT FOR HETEROGENEOUS PARALLEL SYSTEMS Aleksandar Ili´c, Leonel Sousa 2010 IEEE International Symposium on Parallel & Distributed.
Multi Core Processor Submitted by: Lizolen Pradhan
1b.1 Types of Parallel Computers Two principal approaches: Shared memory multiprocessor Distributed memory multicomputer ITCS 4/5145 Parallel Programming,
Multicore In Real-Time Systems – Temporal Isolation Challenges Due To Shared Resources Ondřej Kotaba, Jan Nowotsch, Michael Paulitsch, Stefan.
Uncovering the Multicore Processor Bottlenecks Server Design Summit Shay Gal-On Director of Technology, EEMBC.
Multi-core Programming Introduction Topics. Topics General Ideas Moore’s Law Amdahl's Law Processes and Threads Concurrency vs. Parallelism.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
Our work on virtualization Chen Haogang, Wang Xiaolin {hchen, Institute of Network and Information Systems School of Electrical Engineering.
Real Time Scheduling Telvis Calhoun CSc Outline Introduction Real-Time Scheduling Overview Tasks, Jobs and Schedules Rate/Deadline Monotonic Deferrable.
Outline  Over view  Design  Performance  Advantages and disadvantages  Examples  Conclusion  Bibliography.
Performance evaluation of component-based software systems Seminar of Component Engineering course Rofideh hadighi 7 Jan 2010.
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation Jason Bosko March 5 th, 2008 Based on “Managing Distributed, Shared L2 Caches through.
2013/12/09 Yun-Chung Yang Partitioning and Allocation of Scratch-Pad Memory for Priority-Based Preemptive Multi-Task Systems Takase, H. ; Tomiyama, H.
ECE 720T5 Fall 2012 Cyber-Physical Systems Rodolfo Pellizzoni.
Scheduling Issues on a Heterogeneous Single ISA Multicore IRISA, France Robert Guziolowski, André Seznec. Contact: 1. M. Becchi and P.
Hybrid Multi-Core Architecture for Boosting Single-Threaded Performance Presented by: Peyman Nov 2007.
Computing Systems: Next Call for Proposals Dr. Panagiotis Tsarchopoulos Computing Systems ICT Programme European Commission.
Shouqing Hao Institute of Computing Technology, Chinese Academy of Sciences Processes Scheduling on Heterogeneous Multi-core Architecture.
Fast Lookup for Dynamic Packet Filtering in FPGA REPORTER: HSUAN-JU LI 2014/09/18 Design and Diagnostics of Electronic Circuits & Systems, 17th International.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
Resource Optimization for Publisher/Subscriber-based Avionics Systems Institute for Software Integrated Systems Vanderbilt University Nashville, Tennessee.
VU-Advanced Computer Architecture Lecture 1-Introduction 1 Advanced Computer Architecture CS 704 Advanced Computer Architecture Lecture 1.
“Temperature-Aware Task Scheduling for Multicore Processors” Masters Thesis Proposal by Myname 1 This slides presents title of the proposed project State.
These slides are based on the book:
Conclusions on CS3014 David Gregg Department of Computer Science
Lynn Choi School of Electrical Engineering
Introduction to Parallel Computing: MPI, OpenMP and Hybrid Programming
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
Welcome: Intel Multicore Research Conference
Resource Aware Scheduler – Initial Results
A Requests Bundling DRAM Controller for Mixed-Criticality System
“Temperature-Aware Task Scheduling for Multicore Processors”
Contact person: Mats Brorsson
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
Real-Time Systems Group
Coe818 Advanced Computer Architecture
CSC3050 – Computer Architecture
Department of Electrical Engineering Joint work with Jiong Luo
Operating System Introduction.
Types of Parallel Computers
Presentation transcript:

CoDeR-MP SSF meeting, May 3, 2011, Uppsala Agenda  Overview (Coffee will be served) Introduction, Olof Lindgren CoDeR-MP: Goals, progress and vision, Wang Yi Discussion  Hard safety-critical real-time applications CoDeR-MP solved the 37-year open problem! Guan Nan Coloring the cache to isolate multiple applications, Wang Yi  Break  Soft high-performance real-time applications Performance profiling and modeling, David Eklöv & Erik Hagersten The multi-core locking problem, Pan Xiaoyue & Bengt Jonsson  Industrial applications: real-time signal processing Real-time model-based estimation, Alexander Medvedev, UU SAAB’s perspective on multi-core, Mats Ekman & Björn Holmberg, SAAB  Lunch & Discussion

CoDeR-MP Computationally Demanding Real-Time Applications on Multicore Platforms OUTLINE Why CoDeR-MP Project Plan Structure Goals Progress Main achievements Demos Vision

The free lunch is over & Multicores are coming ! Year

CPU L1 CPU L1 CPU L1 CPU L1 CPU L1 CPU L1 CPU L1 CPU L1 Typical Multicore Architecture L2 Cache Off-chip memory 5

Theoretically with multicore, you may get:  Higher Performance Increasing the cores -- unlimited computing power  !  Lower Power Consumption Increasing the cores, decreasing the clock frequency  Keep the “same performance” using ¼ of the energy 6 This sounds great for embedded & real-time applications!

CPU L1 CPU L1 CPU L1 CPU L1 CPU L1 CPU L1 CPU L1 CPU L1 Shared Resources Bandwidth Real-Time Applications on Multicores? L2 Cache Off-chip memory Problems: -- Cache contention -- Bus interference -- Multiprocessor scheduling -- Spinlocks/Queuing -- Cheap/expensive Synchronization 7

CoDeR-MP addressing the challenges:  Migrating legacy software to multicore Sequential code  parallelization Performance issues – memory problems Synchronization/locking problem  Developing new real-time software on multicore High-performance applications: “fast” – real-time applications Predictable real-time applications with guarantees: “correct” and “deterministic” Driven by Industrial Applications

Real-Time Tracking with parallel particle filter – SAAB

Real-Time Control – ABB Robotics ABCD CommandsHigh-level instructions Precise moves Requests Welding program IRC5 robot controller Mixed Hard and Soft Real-Time Tasks 20% hard real-time tasks Main concerns: Isolation between hard & soft tasks: “fire walls” Real-time guarantee for the 20% “super” RT tasks Migration to multicore?

Goals of CoDeR-MP New techniques for High-performance Real-Time applications & Predictable Real Time applications on multi-core processors Mixed applications on the same multi-core chip 20% Hard RT 60% Soft RT 20% Others

Project Plan  Task 1 (Demonstrators) Migration of IRC5 robot controller onto multicore platform ( guidelines and tools for performance and real-time guarantees) Multicore implementation of parallel alg. for ground target tracking  Task 2 (Application diagnostics for migration) Methods and tools for modeling, adaptation, integration and evaluation of design alternatives  Task 3 (Application parallelization) Parallel algorithms for control and signal processing  Task 4 (Resource allocation for real-time/”predictable”) Multicore scheduling (processor cores and caches)  Task 5 (Resource allocation for performance/”fast”) Resource modeling and management

Consortium/Senior Members  SAAB SAAB Systems, Mats Ekman (SAAB Combitech, Björn Holmberg)  ABB Corporate Research, Jan Höglund ABB Robotics, Peter Ericsson/Roger Kulläng  Uppsala University Automated Control, Alexander Medvedev Computer Architectures, Erik Hagersten & David Black-Schaffer Software Technology, Bengt Jonsson Embedded Systems, Wang Yi, Project leader

Current Ph.D. Students  David Eklöv  Guan Nan  Pan Xiaoyue  Andreas Sandberg  Andreas Sembrant  Olov Rosen  Jonatan Liden  Zhang Yi  David Black-Schaffer (now assistant professor) Previous Post Doc Fellow

CoDeR-MP: Project Structure  Techniques/tools for real-time guarantees Wang et al  Techniques/tools for performance guarantees Erik, Bengt et al  Industrial Applications: real-time signal processing Alexander and Mats

Main achievements  Industrial applications SAAB shows great interests in using the parallel signal processing algorithms developed within CoDeR-MP for real-time tracking ABB robotics shows great interests of using the CoDeR-MP performance modeling/profiling tools  Academic research 20 (peer-reviewed) papers on good/top conferences 2 best paper awards: IEEE RTSS 2009 and HiPEAC best paper nominations (IEEE RTSS09, IEEE RTSS10, IEEE RTAS10, IEEE RTAS11 & HiPEAC11) Solved a 37-year open problem for multiprocessor scheduling  Successful FP 7 collaboration, 4 proposals! Wang, CERTAINTY (Mixed embedded applications on multicores), likely to be funded Erik (passed the threshold, cliff-hanger) Wang, Encore (passed the threshold) Bengt (passed the threshold)

Demonstrators (in progress)  Real-Time Tracking Running on “recorded data”  Migration of legacy code Prototype tools for performance analysis Cache coloring on LINUX for real-time guarantee

VISION

Robot Contriller Hard 20% Real-Time Soft Real-Time Non Real-Time: House Keeping We must allocate “resources”: cores, caches We must isolate the different applications

Platform Hardware Resources: Cores, Caches, Memmory Bandwidth … Application Hard real-time, Software real-time, Others ?

Platform Hardware Resources: Cores, Caches, Memmory Bandwidth … Resource Virtualization Hard 20% Real-Time Soft Real-Time Non Real-Time: House Keeping Application Hard real-time, Software real-time, Others Resource Reservation

Platform Hardware Resources: Cores, Caches, Memmory Bandwidth … Hard 20% Real-Time Soft Real-Time Non Real-Time: House Keeping Application Hard real-time, Software real-time, Others Server 1 … … Server N Application Mapping Resource Partition

Platform Hardware Resources: Cores, Caches, Memmory Bandwidth … Hard 20% Real-Time Soft Real-Time Non Real-Time: House Keeping Application Hard real-time, Software real-time, Others Server 1 … … Server N Application Mapping Resource Partition CoDeR-MP tools