Cambridge University Engineering Department VLSI Design Third Year Standard Project - SB1 Second Mini Lecture Web page:https://camtools.cam.ac.uk 12th.

Slides:



Advertisements
Similar presentations
Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
Advertisements

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal
Static CMOS Circuits.
Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.
BASIC BLOCKS : PASSIVE COMPONENTS 1. PASSIVE COMPONENTS: Capacitors  Junction Capacitors  Inversion Capacitors  Parallel Plate Capacitors Resistors.
Electronic Systems Design Group School of Electronics and Computer Science University of Southampton, UK A CAD Methodology for Switched Current Analog.
Ch.3 Overview of Standard Cell Design
Lecture 1 Design Hierarchy Chapter 1. Digital System Design Flow 1.Register-Transfer Levl (RTL) – e.g. VHDL/Verilog 2.Gate Level Design 3.Circuit Level.
Cambridge University Engineering Department VLSI Design Third Year Standard Project - SB1 Second Mini Lecture Web page: 12th.
1 4-bit ALU Cailan Shen Ting-Lu Yang Advisor: Dr. Parent May 11, 2005.
1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.
CMOS Invertors Lecture #3. Step 1: Select Foundary.
VLSI Lab References I am grateful for the contributions from SEMATECH, the Austin Community College, and MKS Instruments. For further reading, I especially.
CSET 4650 Field Programmable Logic Devices
Module-3 (MOS designs,Stick Diagrams,Designrules)
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.
2. Transistors and Layout Fabrication techniques Transistors and wires Design rule for layout Basic concepts and tools for Layout.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.
Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Standard cell-based layout. n Channel routing. n Simulation.
CAD for Physical Design of VLSI Circuits
1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.
Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.
Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.
Modern VLSI Design 3e: Chapters 1-3 week12-1 Lecture 30 Scale and Yield Mar. 24, 2003.
ECE122 – Digital Electronics & Design
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
EE4800 CMOS Digital IC Design & Analysis
4. Combinational Logic Networks Layout Design Methods 4. 2
Modern VLSI Design 3e: Chapter 2Partly from 2002 Prentice Hall PTR week4-1 Lecture 10 Wire and Via Jan. 27, 2003.
NUMERICAL TECHNOLOGIES, INC. Assessing Technology tradeoffs for 65nm logic circuits D Pramanik, M Cote, K Beaudette Numerical Technologies Inc Valery Axelrad.
Introduction EE1411 Design Rules. EE1412 3D Perspective Polysilicon Aluminum.
Exercise TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.
Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.
CMOS Fabrication nMOS pMOS.
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
Purpose of design rules:
Norhayati Soin 05 KEEE 4425 WEEK 7/1 23/8/2005 LECTURE 9: KEEE 4425 WEEK 7 CMOS LAYOUT AND STICK DIAGRAM (Cont’d)
Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.
VLSI Floorplanning and Planar Graphs prepared and Instructed by Shmuel Wimer Eng. Faculty, Bar-Ilan University July 2015VLSI Floor Planning and Planar.
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
EE141 Manufacturing 1 Chapter 2 Manufacturing Process and CMOS Circuit Layout 1 st rev. : March 7, nd rev. : April 10, 2003.
Stick Diagrams Stick Diagrams electronics.
Written by Whitney J. Wadlow
UNIT II CIRCUIT DESIGN PROCESSES
-1- Soft Core Viterbi Decoder EECS 290A Project Dave Chinnery, Rhett Davis, Chris Taylor, Ning Zhang.
1 EE 382M VLSI 1 EE 360R Computer-Aided Integrated Circuit Design Lab 1 Demo Fall 2011 Whitney J. Wadlow.
S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal
Introduction to ASICs ASIC - Application Specific Integrated Circuit
CHAPTER 4: MOS AND CMOS IC DESIGN
THE CMOS INVERTER.
Layout of CMOS Circuits
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
Geometric Design Rules
STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN
Written by Whitney J. Wadlow
VLSI Design MOSFET Scaling and CMOS Latch Up
Chapter 10: IC Technology
Introduction to Layout Inverter Layout Example Layout Design Rules
VLSI Lay-out Design.
Where are we? Lots of Layout issues Line of diffusion style
V.Navaneethakrishnan Dept. of ECE, CCET
Chapter 10: IC Technology
ECE 424 – Introduction to VLSI Design
EE382M VLSI 1 LAB 1 DEMO FALL 2018.
CMOS Layers n-well process p-well process Twin-tub process.
Chapter 10: IC Technology
Chapter 6 (I) CMOS Layout of Complexe Gate
Presentation transcript:

Cambridge University Engineering Department VLSI Design Third Year Standard Project - SB1 Second Mini Lecture Web page: 12th May - 6th June 2009 David M Holburn David Chuah Jiming Jiang

Cambridge University Engineering Department Summary of progress so far l Developed ring oscillator (RO) concept l Confirmed using VHDL & ModelSim l Explored effect of varying NOR delays ( ModelSim ) l Built symbol & schematic l Incorporated RO in Frequency Synthesiser design l Used Eldo to predict timing characteristics of RO using AMS NOR2 design l Investigated characteristics of real RO design using oscilloscope/counter

Cambridge University Engineering Department Labs 5 & 6 Lab Guide 5 l Gain familiarity with layout and IC Station layout editor l Adapt mask layouts for the 2-input NOR gate nor2x l Identify/correct design rule violations in nor2 layout Lab Guide 6 l Verification - check for proper correspondence between your nor2x layout & the nor2x transistor schematic l Check transistor dimensions W & L l Investigate effect of parasitic elements C and R in layout l Simulate the gate’s characteristics with parasitics using Eldo

Cambridge University Engineering Department The fabricated ring oscillator

Cambridge University Engineering Department Layout and stick diagrams p and n-type MOSFET channels MOSFET channels and interconnect Interconnect, channels and gate electrodes

Cambridge University Engineering Department Layout and stick diagrams (2) Output Contact cuts (one of four) Input

Cambridge University Engineering Department Form Factor Channels aligned horizontally Short, wide form factor Channels aligned vertically Tall, thin form factor Identical logic functions

Cambridge University Engineering Department Stick diagrams: NAND Output Input B Input A VDD VSS D S D S

Cambridge University Engineering Department Output in polySi crosses under VDD Stick diagrams: NOR Output wired in metal 1 Input B Input A VDD VSS NB: contact cut links m1 and poly

Cambridge University Engineering Department Design rules Mask : Poly1 4A Minimum poly1 width 0.35  m Current density must not exceed 500  A/  m 4C Minimum Poly1 spacing or notch width 0.45  m 4D Minimum Poly1 to Diffusion spacing 0.20  m 4B Minimum Gate length(0.35  m) 4E Minimum Poly1 extension on field oxide 0.40  m 4F Minimum source and drain width 0.50  m

Cambridge University Engineering Department Lab Guide 5 - layout of nor2x –add gate electrodes l IC Station operations –familiarise with basic techniques –study & understand layout –detect & correct rule violations –connect output –consider how to optimise layout »size »speed »convenience of input/output »compatible with other cells –plot completed layout

Cambridge University Engineering Department Eldo - for detailed simulation

Cambridge University Engineering Department DC characteristic for nor2x

Cambridge University Engineering Department Transient performance of nor2x

Cambridge University Engineering Department Parasitic capacitances in nor2t

Cambridge University Engineering Department Capacitances due to interconnect

Cambridge University Engineering Department Wiring parasitics

Cambridge University Engineering Department Response with all parasitics

Cambridge University Engineering Department Final week – Complete System Lab Guide 7 l Use Design Architect-IC to create top-level schematic l Incorporates all design blocks –Programmable divider and its sub-blocks –Ring Oscillator –Single NOR gate –Input/Output and Power pads l Simulate entire system using Eldo l May take several minutes to run!

Cambridge University Engineering Department Final week - Semi Custom Design Lab Guide 8 l Use IC Station, ICassemble & ICBlocks l Create complete IC layout for synthesiser module –Automatic and interactive floor-planning –Automatic cell placement –Automatic routing of interconnect –Flattened and Hierarchical designs l Generate colour check plot of result l Your design is complete!

Cambridge University Engineering Department Hierarchical layout design l Hierarchy - a methodology for creating larger design from smaller design objects l At lowest level objects are polygons, shapes and paths (leaf cells), e.g. nor2, nand2 l Inserted in a multi-tiered, hierarchical design l Designer controls visibility of detail l Allows construction of libraries of commonly used parts e.g. divider (based on count4) l Permits re-use of designs in other projects

Cambridge University Engineering Department Hierarchical Objects ring_oscillator control divider comparator single_nor

Cambridge University Engineering Department Example schematic for counter

Cambridge University Engineering Department Floor plan for counter

Cambridge University Engineering Department Place & Route standard cells All nets shown yellow are routed right away - unrouted nets in green

Cambridge University Engineering Department Example ring_oscillator schematic

Cambridge University Engineering Department Floorplan for ring_oscillator

Cambridge University Engineering Department Place & Route for ring_oscillator

Cambridge University Engineering Department Layout for Core (all blocks)

Cambridge University Engineering Department Top-level layout with I/O & power

Cambridge University Engineering Department Completed layout

Cambridge University Engineering Department Completed layout

Cambridge University Engineering Department The End

Cambridge University Engineering Department After compaction

Cambridge University Engineering Department Flattened layout top_level_flat