1  Total power is 50 kW of which 50% are dissipated in cables ATLAS SCT powering issues  SLHC tracker will require even more channels and thus more cables,

Slides:



Advertisements
Similar presentations
TDC130: High performance Time to Digital Converter in 130 nm
Advertisements

10-Nov-2005US ATLAS Tracking Upgrade Santa Cruz 1.
1 Designing for DVI General Applications Considerations.
ATLAS-CMS SLHC Workshop, 20/3/07 Costas Foudas, Imperial College London 1 Results from Studies for a Tracking Trigger for CMS at SLHC Overview of this.
H1 SILICON DETECTORS PRESENT STATUS By Wolfgang Lange, DESY Zeuthen.
Power e Lab PowerELab Limitedwww.powerelab.com 1 An Active EMI reduction IC WT6001 POWERELAB LIMITED A Power Converter Technology Provider.
ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
Vertex 2002, Kailua-Kona Tobias Stockmanns, Universität Bonn1 Serial Powering of Pixel Modules T. Stockmanns, P. Fischer, O. Runolfsson and N.
For high fluence, good S/N ratio thanks to: Single strip leakage current I leak  95nA at T  -5C Interstrip capacitance  3pF SVX4 chip 10 modules fully.
August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.
ATLAS SCT module performance: beam test results José E. García.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.
1 Serial powering Marc Weber, RAL Common ATLAS CMS Electronics Workshop for SLHC What is SP? Why is it needed? Experimental results and why is SP not noisy?
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Chapter 6 Voltage Regulators - Part 2-.
DC/DC Converter Update Markus Friedl (HEPHY Vienna) B2GM, 22 July 2012.
Advantages & Disadvantages of DC-DC Conversion Schemes Power Task Force Summary Meeting January 30 th, 2009 Katja Klein 1. Physikalisches Institut B RWTH.
March 20, 2001M. Garcia-Sciveres - US ATLAS DOE/NSF Review1 M. Garcia-Sciveres LBNL & Module Assembly & Module Assembly WBS Hybrids Hybrids WBS.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
D. Lissauer, BNL. 1 ATLAS ID Upgrade Scope R&D Plans for ATLAS Tracker First thoughts on Schedule and Cost.
F. Arteche, C. Esteban Instituto Tecnológico de Aragón D. Moya, I. Vila, A. L. Virto, A. Ruiz Instituto de Física de Cantabria Powering requirements and.
Readout of DC coupled double sided sensors with CBMXYTER: Some first thoughts Peter Fischer, Heidelberg University.
U.S. ATLAS Executive Meeting Upgrade R&D August 3, 2005Toronto, Canada A. Seiden UC Santa Cruz.
13 Dec. 2007Switched Capacitor DCDC Update --- M. Garcia-Sciveres1 Pixel integrated stave concepts Valencia 2007 SLHC workshop.
1 WP3 Bi-Weekly Meeting Activities at Liverpool 1.Evaluation of Compact DCDC converter Designed to match up to an ABC130 module 2.Status of FIB’d hybrid/module.
Nov. 10, 2005UCSC US ATLAS Upgrade meeting -- Ely, Garcia-Sciveres1 DC to DC Power Converion R. Ely and M. Garcia-Sciveres Atlas Upgrade Workshop Santa.
1 Digital Active Pixel Array (DAPA) for Vertex and Tracking Silicon Systems PROJECT G.Bashindzhagyan 1, N.Korotkova 1, R.Roeder 2, Chr.Schmidt 3, N.Sinev.
A.A. Grillo SCIPP-UCSC ATLAS 10-Nov Thoughts on Data Transmission US-ATLAS Upgrade R&D Meeting UCSC 10-Nov-2005 A. A. Grillo SCIPP – UCSC.
1 Serial Powering for Silicon Strip Detectors at SLHC Marc Weber (RAL), Giulio Villani (RAL), M. Lammentausta (Savonia Polytechnic Kuopio) The problem:
Power Distribution Existing Systems Power in the trackers Power in the calorimeters Need for changes.
Work Package 3 On-detector Power Management Schemes ESR Michal Bochenek ACEOLE Twelve Month Meeting 1st October 2009 WPL Jan Kaplon.
CLIC and ILC Power Distribution and Power Pulsing Workshop Summary Document 10/5/2011G. Blanchot1.
D. Nelson October 7, Serial Power Overview Presented by David Nelson
Tevatron II: the world’s highest energy collider What’s new?  Data will be collected from 5 to 15 fb -1 at  s=1.96 TeV  Instantaneous luminosity will.
BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
System implementation of a power distribution scheme based on DC-DC converters F.Faccio, G.Blanchot, S.Michelis, C.Fuentes, B.Allongue, S.Orlandi CERN.
Serial Powering System Architecture Peter W Phillips STFC Rutherford Appleton Laboratory On behalf of the SP Community Acknowledgement: many figures prepared.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Compilation of Dis-/Advantages of DC-DC Conversion Schemes Power Task Force Meeting December 16 th, 2008 Katja Klein 1. Physikalisches Institut B RWTH.
Rutherford Appleton Laboratory Particle Physics Department G. Villani Σ Powering Prague TWEPP TWEPP-07 Topical Workshop on Electronics for Particle.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
SP & DC-DC Considering the benefits of combining serial powering and DC-DC conversion technologies in powering ATLAS SCT upgrade modules & staves Richard.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
Leo Greiner IPHC1 STAR Vertex Detector Environment with Implications for Design and Testing.
Development of radiation hard Sensors & Cables for the CBM Silicon Tracking System Sudeep Chatterji On behalf of CBM-STS Collaboration GSI Helmholtz Centre.
Rutherford Appleton Laboratory Particle Physics Department 1 Serial Powering Scheme Peter W Phillips STFC Rutherford Appleton Laboratory On behalf of RAL.
Ideas for Super LHC tracking upgrades 3/11/04 Marc Weber We have been thinking and meeting to discuss SLHC tracking R&D for a while… Agenda  Introduction:
Upgrade PO M. Tyndel, MIWG Review plans p1 Nov 1 st, CERN Module integration Review – Decision process  Information will be gathered for each concept.
Distributed Low Voltage Power Supply System for Front End Electronics of the TRT Detector in ATLAS Experiment E.Banaś a, P.Farthouat b, Z.Hajduk a, B.Kisielewski.
RD program on hybrids & Interconnects Background & motivation At sLHC the luminosity will increase by a factor 10 The physics requirement on the tracker.
Geoff HallLECC LHC detector upgrades Introductory comments on electronic issues Organisation of this short session.
1 Single event upset test of the voltage limiter for the ATLAS Semiconductor tracker TSL Experiment Number: F151 distance between power supplies and modules.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Serial powering for pixels F. Hügging, D. Arutinov, M. Barbero, A. Eyring, L. Gonella, M. Karagounis, H. Krüger, N. Wermes SLHC-PP Annual Meeting, CIEMAT,
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
Power consumption and detector mass ?
Calorimeter Mu2e Development electronics Front-end Review
Serial Powering of Silicon Strip Detectors at SLHC Marc Weber, Giulio Villani, M. Tyndel (RAL) with Anu Tuonnonnen and Robert Apsimon.
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
Compilation of Dis-/Advantages of DC-DC Conversion Schemes
Grounding, Power Distribution
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

1  Total power is 50 kW of which 50% are dissipated in cables ATLAS SCT powering issues  SLHC tracker will require even more channels and thus more cables, more cooling and more material  Material in radiation length is dominated by power supply and cooling services Innovative powering system design is needed Nearly 2000 more cables needed in the final assembly ATLAS SCT Barrel 3 at CERN (192 cables visible)Material in radiation length

2 Conventional scheme: Independent Powering P c = nI m 2 R c * P M = n I m V m N modules are powered by N modules are powered independently by N constant voltage power supplies N constant voltage power supplies ImIm ImIm ImIm  For SCT: R = 3.5 Ω, V = 4 V, I = 1.3 A => x ≈ 1.14  For ATLAS SCT: R = 3.5 Ω, V = 4 V, I = 1.3 A => x ≈ 1.14  Power efficiency 50%  Power efficiency η ≈ 50%  Define efficiency η = P M /(P M + P c )  η = 1/(1 + I M R C /V M ) = 1/(1+x)  x = I M R C /V m = voltage drop in cable/ module voltage  η decreases with increasing I M and R C and with decreasing V m

3 Proposed scheme: Serial Powering I Supply Module 1 Module 2 Module n Power cable ImIm ImIm P c = I m 2 Rc * P M = nI m V m N modules are powered in series by one current source; N modules are powered in series by one constant current source; local regulators provide supply voltage to the modules  η = 1/(1 + IR/nV) = 1/(1+x/n)  Efficiency increases if number of modules n increases  Concept never practically implemented  For SCT: R = 3.5 Ω, V = 4 V, I = 1.3 A N = 10 => x ≈ 1.14  For ATLAS SCT: R = 3.5 Ω, V = 4 V, I = 1.3 A N = 10 => x ≈ 1.14  Power efficiency 90%  Power efficiency η ≈ 90%

4 Advantages of serial powering  Much less power cables  Much less material (less cables, less cooling)  Improved power efficiency  Significant cost savings

5 Much less cables  for a detector with N modules with local regulators, the number of cables is reduced by a factor of up to 2N (analogue and digital power no longer separated)  Reduction of detector material in the tracking volume: less multiple scattering and creation of secondary particles, leading to improved track finding efficiency and resolution  Cable volume reduction is mandatory for an SLHC tracker, where increased luminosity would require an increased detectors granularity by a factor of 5 to 10. It is even challenging to squeeze the current number of cables in the available space Module 1 Module 2 Module n

6 Improved power efficiency  Overall efficiency increases with increasing number of modules N  Reduction of load to cooling system by tens of kW inside the tracker volume are possible X = 1.14 X = 4.5 Efficiency of serial powering normalized to independent powering vs. number of modules n for various x factors *SCT* *SLHC*  Future readout chips require reduced operation voltage (due to reduced feature size) x increases  Independent powering η ≈ 18%  Serial powering (n = 10) η ≈ 69%  Serial powering (n = 20) η ≈ 81%  For a future SLHC detector x ≈ 4.5:

7  Reduced number of cables and remote power supplies results in major cost savings; electricity bill is reduced as well.  Take ATLAS SCT as an example: 4088 power supply modules cost ≈ 1.5 MCHF; Cabling cost ≈ 2 MCHF  For an SLHC tracker with independent powering, the power supplies and cables would cost tens of MCHF; a serial powering approach would reduce this by a large factor, implying a saving of many MCHF Cost savings

8 Miles stones of serial powering R&D Noise occupancy with 1 fC discriminator threshold for standard (left) and serial (right) power scheme. No added noise introduced by the alternative scheme is seen.  Tests with ATLAS SCT modules (well advanced and promising)  Grounding and interference issues in a realistic densely-packed detector system (first implementation and test in July 2006)  Development of a redundancy and failure protection scheme  Serial Powering circuitry integration into ABC_Next chip

9 Step 1: Test with ATLAS SCT modules Noise occupancy with 1 fC discriminator threshold for standard (left) and serial (right) power scheme. No added noise introduced by the alternative scheme is seen. Photograph of test setup with 4 ATLAS SCT modules, serial powering scheme implemented on PCB. Current source SCT4 SP4 SCT3 SCT2 SCT1 SP3 SP2 SP1 Noise performance with 4 SCT modules in series are very satisfactory. See talk M. Weber at LECC Have meanwhile rebuilt and streamlined hardware. Tests with 6 SCT modules will start in June 2006  Detailed set of reference measurements with up to 6 modules  Measure power saving and compare with predicted values  Noise spectrum study: introduce high frequency noise  Deadtime-less operation

10 Step 2: Grounding and interference in a densely- packed detector system  Tests with independent modules are sensitive to “pick-up” through the serial power line (conductive interference)  In an integrated detector arrangement, there are additional pick-up mechanisms e.g. capacitive and inductive interference between nearby components (bus cable/hybrids/sensors)  This will be investigated, understood and eliminated using a CDF Run IIb type stave built by Carl Haber at LBNL (first tests are scheduled for July 2006)  This stave is a most compact package and thus the ultimate test bed  Its electrical performance and interference mechanisms are well- understood and documented M. Weber et. al., NIM A556 (2006) and R. Ely, M. Weber et al., IEEE Trans. Nucl. Sci NS-52 (5) (2005) in press. CDF Run IIb stave

11 Step 4: Serial Powering circuitry integration  Stave noise tests will be performed with bare-die commercial regulators  Final implementation requires radiation-hard ASICs  Noise and redundancy studies will, however, lead to regulator specifications for a dedicated ASIC or a silicon strip readout chip (RDIC)  output impedance of regulators, max. current  PSRR of RDIC  current sensing features of RDIC/regulators  controlled short  voltage adjustment features  Design of an RDIC with serial powering features is discussed with CERN MIC group in the context of the proposed ABC-Next chip, a 0.25 μ m CMOS RDIC

12 Appendix - connection diagram - The maximum voltage difference depends on the voltage required by each module. The latter is expected to be of the order of 1.2 – 2.5V maximum  Serial Powering reduces the number of power cables by up to 2n, instead of n, when analogue module power is obtained from digital power.  The final number of modules n will depend on several factors e.g. maximum allowed voltage, failure probability, readout architecture and mechanical considerations.  The rapidly shrinking feature size in microelectronics, implies a decrease in x; We thus expect the number of modules powered in series to be higher than 10.

13 Appendix - TX/RX diagram - Figure A1: Simplified TX/RX connection diagram. The connections are differential. Termination and feed-back resistors are omitted for clarity.  Modules are referenced to different “ground” levels than DAQ  Modules have to send data signals to DAQ and receive clock and command signals from DAQ  This is achieved by AC- coupling of LVDS signals

14 Figure A5: Consumption in power cables Appendix - Power consumption in power cables-  one-way cable length from power supply to detector: up to 160 m cable resistance (including return): 3.5 Ω; ~1.5 Ω in active volume  cable resistance (including return): 3.5 Ω; ~1.5 Ω in active volume

15 Appendix - Material overhead - Figure A7: Material in radiation length DiscsBarrel Interaction point CablesService gap Figure A6: Generic tracker layout with barrel and discs in ATLAS SCT, particles cross  (0.1 to 0.45%) x √2 of R.L. of cables in service gap alone (dep. on polar angle)  in ATLAS SCT, particles cross  (0.1 to 0.45%) x √2 of R.L. of cables in service gap alone (dep. on polar angle)  a ten-fold increase of cables is prohibitive Reduction of detector material in the tracking volume: less multiple scattering and creation of secondary particles, leading to improved tracking efficiency and resolution  Reduction of detector material in the tracking volume: less multiple scattering and creation of secondary particles, leading to improved tracking efficiency and resolution