Network Processor Technical Report Present by: Jiening Jiang June 05.

Slides:

Advertisements

Similar presentations

Deep Packet Inspection Which Implementation Platform? Sarang Dharmapurikar Cisco.

Advertisements

Communication-Avoiding Algorithms Jim Demmel EECS & Math Departments UC Berkeley.

Distributed Systems CS

4. Shared Memory Parallel Architectures 4.4. Multicore Architectures

Multicore Architectures Michael Gerndt. Development of Microprocessors Transistor capacity doubles every 18 months © Intel.

Multiprocessors— Large vs. Small Scale Multiprocessors— Large vs. Small Scale.

Computer Science, University of Oklahoma Reconfigurable Versus Fixed Versus Hybrid Architectures John K. Antonio Oklahoma Supercomputing Symposium 2008.

Structure of Computer Systems

June 30th, 2006 ICS’06 -- Håkan Zeffer: Håkan Zeffer Zoran Radovic Martin Karlsson Erik Hagersten Uppsala University Sweden TMA A Trap-Based.

©UCR CS 162 Computer Architecture Lecture 8: Introduction to Network Processors (II) Instructor: L.N. Bhuyan

CSC457 Seminar YongKang Zhu December 6 th, 2001 About Network Processor.

Review: Multiprocessor Basics

Multithreading and Dataflow Architectures CPSC 321 Andreas Klappenecker.

Chapter Hardwired vs Microprogrammed Control Multithreading

Current Trends in CMP/CMT Processors Wei Hsu 7/26/2006.

Min-Sheng Lee Efficient use of memory bandwidth to improve network processor throughput Jahangir Hasan 、 Satish ChandraPurdue University T. N. VijaykumarIBM.

Performance Analysis of the IXP1200 Network Processor Rajesh Krishna Balan and Urs Hengartner.

Shivkumar Kalyanaraman Rensselaer Polytechnic Institute 1 Intel IXP1200 Network Processor q Lab 12, Introduction to the Intel IXA q Jonathan Gunner, Sruti.

How Multi-threading can increase on-chip parallelism

©UCR CS 260 Lecture 1: Introduction to Network Processors Instructor: L.N. Bhuyan

Simultaneous Multithreading:Maximising On-Chip Parallelism Dean Tullsen, Susan Eggers, Henry Levy Department of Computer Science, University of Washington,Seattle.

CPE 731 Advanced Computer Architecture Multiprocessor Introduction

1 Lecture 16: Cache Innovations / Case Studies Topics: prefetching, blocking, processor case studies (Section 5.2)

Single-Chip Multi-Processors (CMP) PRADEEP DANDAMUDI 1 ELEC , Fall 08.

Multi-core Processing The Past and The Future Amir Moghimi, ASIC Course, UT ECE.

A Scalable, Cache-Based Queue Management Subsystem for Network Processors Sailesh Kumar, Patrick Crowley Dept. of Computer Science and Engineering.

Hyper-Threading, Chip multiprocessors and both Zoran Jovanovic.

ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.

Semiconductor Memory 1970 Fairchild Size of a single core –i.e. 1 bit of magnetic core storage Holds 256 bits Non-destructive read Much faster than core.

CPE 631: Multithreading: Thread-Level Parallelism Within a Processor Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar.

University of Michigan Electrical Engineering and Computer Science 1 Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-Thread Applications.

StimulusCache: Boosting Performance of Chip Multiprocessors with Excess Cache Hyunjin Lee Sangyeun Cho Bruce R. Childers Dept. of Computer Science University.

Parallel and Distributed Systems Instructor: Xin Yuan Department of Computer Science Florida State University.

Multi-Core Architectures

CSE 58x: Networking Practicum Instructor: Wu-chang Feng TA: Francis Chang.

Nicolas Tjioe CSE 520 Wednesday 11/12/2008 Hyper-Threading in NetBurst Microarchitecture David Koufaty Deborah T. Marr Intel Published by the IEEE Computer.

Multiprocessing. Going Multi-core Helps Energy Efficiency William Holt, HOT Chips 2005 Adapted from UC Berkeley "The Beauty and Joy of Computing"

Department of Computer and IT Engineering University of Kurdistan Computer Networks II Router Architecture By: Dr. Alireza Abdollahpouri.

Frank Casilio Computer Engineering May 15, 1997 Multithreaded Processors.

Field-Based Branch Prediction for Packet Processing Engines Fifteenth International Conference on Parallel and Distribute Systems ICPADS 09 Shenzhen, China.

Spring 2003CSE P5481 Midterm Philosophy What the exam looks like. Definitions, comparisons, advantages & disadvantages what is it? how does it work? why.

ECE 526 – Network Processing Systems Design Network Processor Introduction Chapter 11,12: D. E. Comer.

CMP-MSI Feb. 11 th 2007 Core to Memory Interconnection Implications for Forthcoming On-Chip Multiprocessors Carmelo Acosta 1 Francisco J. Cazorla 2 Alex.

SIMULTANEOUS MULTITHREADING Ting Liu Liu Ren Hua Zhong.

Data Management for Decision Support Session-4 Prof. Bharat Bhasker.

Performance Analysis of Packet Classification Algorithms on Network Processors Deepa Srinivasan, IBM Corporation Wu-chang Feng, Portland State University.

© Wen-mei Hwu and S. J. Patel, 2005 ECE 511, University of Illinois Lecture 4: Microarchitecture: Overview and General Trends.

Introduction to Network Processors Readout Unit Review 24 July 2001 Beat Jost Cern / EP.

A Look Inside The Processor

.1 Multiprocessor on a Chip & Simultaneous Multi-threads [Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005]

E6200, Fall 07, Oct 24Ambale: CMP1 Bharath Ambale Venkatesh 10/24/2007.

Parallel Computers Today Oak Ridge / Cray Jaguar > 1.75 PFLOPS Two Nvidia 8800 GPUs > 1 TFLOPS Intel 80- core chip > 1 TFLOPS  TFLOPS = floating.

Niagara: A 32-Way Multithreaded Sparc Processor Kongetira, Aingaran, Olukotun Presentation by: Mohamed Abuobaida Mohamed For COE502 : Parallel Processing.

Presented by: Nick Kirchem Feb 13, 2004

Lynn Choi School of Electrical Engineering

CS Lecture 20 The Case for a Single-Chip Multiprocessor

Lynn Choi School of Electrical Engineering

Simultaneous Multithreading

Computer Structure Multi-Threading

Hyperthreading Technology

CPE 631: Multithreading: Thread-Level Parallelism Within a Processor

The Memory-Processor Gap

Multi Core Processing What is term Multi Core?.

CSC3050 – Computer Architecture

Instructor: L.N. Bhuyan CS 213 Computer Architecture Lecture 7: Introduction to Network Processors Instructor: L.N. Bhuyan.

Duo Liu, Bei Hua, Xianghui Hu, and Xinan Tang

Chip&Core Architecture

Author: Xianghui Hu, Xinan Tang, Bei Hua Lecturer: Bo Xu

Research: Past, Present and Future

Presentation transcript:

Network Processor Technical Report Present by: Jiening Jiang June 05

Why Need Network Processor Flexibility and line speed requirement ASIC vs NP, GPP vs NP Line speed increasing (OC-768) Time to market and Time in market New products develop time Networking evolving

NP Architecture The characteristic of network workload Naturally parallelism, inherent from data stream Parallel processing Packet level parallelism (several PEs) IXP PEs, PowerNP 16 PEs ILP Pipeline, multi-issue TLP CMP and SMT performance better than SS PEs are multi-threading

NP Architecture On-Chip Communication Crossbar, high cost and low scalability High bandwidth bus, Motorola C-5, Agere PayloadPlus Memory Architecture Multi-threading hide the memory latency Memory Co-processor (table-lookup…) Caching

NPs Many companies make NPs Intel IXA IBM PowerNP Agere PayloadPlus Motorola C-5 Cisco Toaster2

Future Trends With increasing line speed and new applications, are the current architectures still available? High speed of on-chip communication Memory access latency More Co-processors, less flexibility