Tezzaron Semiconductor And Then a Miracle Occurs…. 5 years and many dollars later…….. What’s so Funny about Science? By Sidney Harris (1977)

Slides:



Advertisements
Similar presentations
H.-G. Moser Max-Planck-Institut für Physik MPI Semiconductor Laboratory (Halbleiterlabor: HLL) Common project of the: Max-Planck-Institut fuer Physik (Werner.
Advertisements

Tezzaron Semiconductor 06/14/2011 3D_IC for Real Chips Bob Patti, CTO 1.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT Flow 1 MonolithIC 3D Inc., Patents Pending.
Simplified Example of a LOCOS Fabrication Process
CMOS Process at a Glance
A Primer on CMOS Technology. Objectives: 1.To Introduce about CMOS technology.
MonolithIC 3D  Inc. Patents Pending 1 THE MONOLITHIC 3D-IC: Logic + eDRAM on top.
MonolithIC 3D  Inc. Patents Pending 1 The Monolithic 3D-IC A Disruptor to the Semiconductor Industry.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
Status and outlook of the Medipix3 TSV project
3D chip and sensor Status of the VICTOR chip and associated sensor Bonding and interconnect of chip and sensor Input on sensor design and interconnection.
J. Salonen, “Flip Chip Bumping Process at VTT" [presentation for GPG], 16-March-2007 Flip Chip/Bumping Process at VTT Last modified March 16, 2007 By Jaakko.
Technology For Realizing 3D Integration By-Dipyaman Modak.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
Impact of Nanotopography on STI CMP in Future Technologies D. Boning and B. Lee, MIT N. Poduje, ADE Corp. J. Valley, ADE Phase-Shift W. Baylies, Baytech.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs October MonolithIC 3D Inc., Patents Pending.
Avogadro-Scale Engineering: Form and Function MIT, November 18, Three Dimensional Integrated Circuits C.S. Tan, A. Fan, K.N. Chen, S. Das, N.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Report on TIPP D-IC Satellite Meeting Carl Grace June 21, 2011.
ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
 Chemical-Mechanical Polishing (CMP)  Rotating pad polishes each layer on wafers to achieve planarized surfaces  Uneven features cause polishing pad.
Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.
Dummy and Pad Chips Needed for various activities (interconnection tests, mass tests, assembly,…) Production of masks, processing, thinning and dicing.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs October MonolithIC 3D Inc., Patents Pending.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs October MonolithIC 3D Inc., Patents Pending.
Tezzaron Semiconductor 04/27/2015 New Trends in Advanced 3D Vertical Interconnect Technology 1.
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
1 FNAL Pixel R&D Status R. Lipton Brief overview due to 3 failed MS Powerpoint versions –3D electronics New technologies for vertical integration of electronics.
16th April 2008R. Bates Glasgow University Experience with an industrial vendor in the manufacture of 3D detectors R. Bates, C. Fleta, D. Pennicard, C.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs November MonolithIC 3D Inc., Patents Pending.
Master in Microelectronics technology and Manufacturing Management E. Sicard - introducting 90nm 4. Introducing 90nm technology.
Special Focus Session On CMOS MAPS and 3D Silicon R. Yarema On Behalf of Fermilab Pixel Development Group.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
Phase 2 Tracker Meeting 6/19/2014 Ron Lipton
Bump Bonding Development
1ICC Proprietary MEMS DEVICE WAFER LEVEL PACKAGING TECHNICAL PRESENTATION Customer Device Wafer.
STMicroelectronics PARALLEL ARCHITECTURE PROCESSES FOR MEMS, MEMORIES, IMAGE SENSORS AND OTHERS 3D SYSTEMS  Ubaldo Mastromatteo* STMicroelectronics, Via.
반도체 메모리 구조의 이해 Koo, Bon-Jae Dec. 5, 2007.
Tezzaron Semiconductor 03/18/101 Advances in 3D Bob Patti, CTO
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
Analog front-end for vertically integrated hybrid and monolithic pixels L. Ratti Università degli Studi di Pavia and INFN Pavia XV SuperB General Meeting.
3D Integration Bob Patti, CTO
Microfabrication Home exercise #3 Return by Feb 21st, 22 o’clock
HV2FEI4 and 3D A.Rozanov CPPM 9 December 2011 A.Rozanov.
Process integration 2: double sided processing, design rules, measurements
New Mask and vendor for 3D detectors
10-12 April 2013, INFN-LNF, Frascati, Italy
Presentation Outline Introduction to Chapman Instruments
L. Rattia for the VIPIX collaboration
Manufacturing Process I
Layout and fabrication of CMOS circuits
Chapter 1 & Chapter 3.
EMT362: Microelectronic Fabrication CMOS ISOLATION TECHNOLOGY Part 2
SCUBA-2 Detector Technology Development
Digital Integrated Circuits A Design Perspective
Physics of Semiconductor Devices
Optional Reading: Pierret 4; Hu 3
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Manufacturing Process I
complementary metal–oxide–semiconductor Isolation Technology: Part 2
Standard 16-Mask CMOS Process Overall Structure of CMOS.
UCSB Dicing, Wire-Bonding and Board Assembly
Manufacturing Process I
Presentation transcript:

Tezzaron Semiconductor And Then a Miracle Occurs…. 5 years and many dollars later…….. What’s so Funny about Science? By Sidney Harris (1977)

Tezzaron Semiconductor A Closer Look at Wafer-Level Stacking Dielectric(SiO2/SiN) Gate Poly STI (Shallow Trench Isolation) Oxide Silicon W (Tungsten contact & via) Al (M1 – M5) Cu (M6, Top Metal) “ Super-Contact ”

Tezzaron Semiconductor Super-Orion wafer before Bonding

Tezzaron Semiconductor Next, Stack a Second Wafer & Thin:

Tezzaron Semiconductor Two wafer Align & BondCourse GrindedFine Grinded After CMPSi Recessed Stacking Process Sequential Picture

Tezzaron Semiconductor Grinding Striation at CenterGrinding Striation at MiddleGrinding Striation at Edge Grinding striation vanishes after CMP on pattern wafer Striation caused by grinding disappears after CMP, depth of striation not more than 0.10 µm

Tezzaron Semiconductor VERNIER_X-axis Misalignment Stacking Alignment, Infra Red Microscope Images Wafer Left (-80mm,0)Wafer Right (+80mm,0) VERNIER_Y-axis Misalignment Wafer Left (-80mm,0)Wafer Right (+80mm,0) Tezzaron’s Alignment Target Wafer Left (-80mm,0)Wafer Right (+80mm,0) Staked wafer picture

Tezzaron Semiconductor Misalign=0.3um Top wafer Bottom wafer High Precision Alignment

Tezzaron Semiconductor 3rd wafer 2nd wafer 1st wafer: controller Then, Stack a Third Wafer:

Tezzaron Semiconductor 1st wafer: controller 2nd wafer 3rd wafer Finally, Flip, Thin & Pad Out: This is the completed stack!