Nonlinear & Neural Networks LAB. PART 1. 5. State Reduction ( )

Slides:



Advertisements
Similar presentations
Date of Birth Design Problem
Advertisements

CSE 370 Sample Final Exam Questions. 1) Logic Minimization CD AB F = Σm(0,6,7,8,9,11,15) + d(1,13)
S0 S1 S2 S J Trellis Diagram.
Register Transfer and Microoperations Part2
Fig. S1 Cytoplasm V c Periplasm V pp Microenvironment V e D pp AiAi A pp AeAe k IMOM * * * D.
NEGpre-221 pre-222pre-221/222 NEG DMSO 100 nM Fulvestrant for 72h Figure S1. Cell morphology of MCF7 cells after treatment with fulvestrant, with or without.
Ryen W. White Microsoft Research Steven M. Drucker Microsoft Live Labs
Fig. S1 Fig. S1 Correlation between microarray and qRT-PCR expression analyses. The linear regression compares expression ratios of salinity to control.
TAX EVASION IN ARMENIA: AN EMPIRICAL STUDY Robert W. McGee Barry University Tatyana B. Maranjyan Moscow State University of Economics, Statistics and Informatics,
4.4.1 Generalised Row Echelon Form
Lexical Analysis Dragon Book: chapter 3.
Lab 8 : Multiplexer and Demultiplexer Systems:
Monika Gope Lecturer IICT, KUET
ENGIN112 L23: Finite State Machine Design Procedure October 27, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 23 Finite State Machine.
Example: Binary Adder We want to construct a finite state machine that will add two numbers. The input is two binary numbers, (xn…x1x0)2 and (yn…y1y0)2.
Discrete Math by R.S. Chang, Dept. CSIE, NDHU1 Languages: Finite State Machines Chapter 6 problemsstrings (languages) machines answers.
Chapter #8: Finite State Machine Design Contemporary Logic Design
Crystal Free USB with mTouch Demonstration
Addition and multiplication
Digital Systems Introduction Binary Quantities and Variables
A New Recombination Lower Bound and The Minimum Perfect Phylogenetic Forest Problem Yufeng Wu and Dan Gusfield UC Davis COCOON07 July 16, 2007.
Technology Mapping. Perform the final gate selection from a particular library Two basic approaches 1. ruled based technique 2. graph covering technique.
Chapter #8: Finite State Machine Design 8
Chapter 4 Variable–Length and Huffman Codes. Unique Decodability We must always be able to determine where one code word ends and the next one begins.
Topics Adders Half Adder Full Adder Subtracter Half Subtracter
1 ARIN – KR Practical 2 OWL & Protégé Suresh Manandhar; Dimitar Kazakov.
1 Testing Stochastic Processes Through Reinforcement Learning François Laviolette Sami Zhioua Nips-Workshop December 9 th, 2006 Josée Desharnais.
Uncountable Sets 2/22/121. Countably Infinite 2/13/122 There are as many natural numbers as integers … 0, -1, 1, -2, 2, -3, 3, -4, 4.
CS1022 Computer Programming & Principles
Binary Lesson 3 Hexadecimal. Counting to 15 Base Base Base 16 Base Base Base 16 Two Ten (Hex) Two Ten (Hex)
Binary Lesson 3 Hexadecimal. Counting to 15 Base Base Base 16 Base Base Base 16 Two Ten (Hex) Two Ten (Hex)
Combinational Circuits
Bottom-up Parser Table Construction David Walker COS 320.
Our countryside is alive! VDP's VDP's2 Working together for a living and liveable rural area in Fryslân Mrs. Jantsje van der Spoel Rural.
Quine-McCluskey Method
ELECTRONICS TECHNOLOGY Digital Devices I Karnaugh Maps
and M-ary Quadrature Amplitude Modulation (M-QAM)
Compiler Construction LR(1) Rina Zviel-Girshin and Ohad Shacham School of Computer Science Tel-Aviv University.
Figure S1 – Calibration curve SEC ideal mode Protein Quantitation using various modes of HPLC l Grotefend, Kaminski, Wroblewitz, El Deeb, Kühn, Reichl,
Synthesis For Finite State Machines. FSM (Finite State Machine) Optimization State tables State minimization State assignment Combinational logic optimization.
Finite State Machines Finite state machines with output
Lecture 21 State minimization via implication charts.
Some Slides from: U.C. Berkeley, U.C. Berkeley, Alan Mishchenko, Alan Mishchenko, Mike Miller, Mike Miller, Gaetano Borriello Gaetano Borriello Introduction.
Reducing DFA’s Section 2.4. Reduction of DFA For any language, there are many DFA’s that accept the language Why would we want to find the smallest? Algorithm:
VIII - Working with Sequential Logic © Copyright 2004, Gaetano Borriello and Randy H. Katz 1 Finite state machine optimization State minimization  fewer.
Digital Logic Design Lecture 27.
Nonlinear & Neural Networks LAB. CHAPTER 19 State Machine Design with SM charts 19.1 State Machine Charts 19.2 Derivation of SM Charts 19.3 Realization.
No. 9-1 Chapter #9: Finite State Machine Optimization.
Nonlinear & Neural Networks LAB. CHAPTER 13 Analysis of Clocked Sequential Circuit 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing 13.3.
CS 151 Digital Systems Design Lecture 25 State Reduction and Assignment.
ECE C03 Lecture 111 Lecture 11 Finite State Machine Optimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
ECE C03 Lecture 131 Lecture 13 Finite State Machine Optimization Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.
1 State Reduction: Row Matching Example 1, Section 14.3 is reworked, setting up enough states to remember the first three bits of every possible input.
Spring 2002EECS150 - Lec15-seq2 Page 1 EECS150 - Digital Design Lecture 15 - Sequential Circuits II (Finite State Machines revisited) March 14, 2002 John.
Digital Logic Design Lecture 28. Announcements Homework 9 due on Thursday 12/11 Please fill out Course Evaluations online. Final exam will be on Thursday,
COE 202: Fundamentals of Computer Eng. (T061) Dr. Marwan Abu-Amara Equivalent States.
ENGIN112 L25: State Reduction and Assignment October 31, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 25 State Reduction and Assignment.
Boolean Models A Mechanism for Constructing Truth Tables By Alex Efta Kelly Martin Lance Dehne.
CSCI 3301 Transparency No. 9-1 Chapter #9: Finite State Machine Optimization Contemporary Logic Design.
Circuit, State Diagram, State Table
Lecture 18 More Moore/Mealy machines.
9-1 Introduction Chapter #9: Finite State Machine Optimization.
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
Lecture 25 Logistics Last lecture Today HW8 posted today, due 12/5
Implement FSM with fewest possible states • Least number of flip flops
Lecture 25 Logistics Last lecture Today HW8 posted today, due 12/5
Lecture 22 Logistics Last lecture Today
Lecture 20 State minimization via row matching.
CSE 370 – Winter Sequential Logic-2 - 1
Presentation transcript:

Nonlinear & Neural Networks LAB. PART State Reduction ( )

Nonlinear & Neural Networks LAB. State Reduction ( ) -. ; ; Row matching methode ; Implication chart

Nonlinear & Neural Networks LAB. State Diagram : X, Z 4bit 1010 or 0110 bit 1 X = Z = Row Matching Method

Nonlinear & Neural Networks LAB. Transition Table: PRESENT STATE NEXT STATEOUTPUT X=0X=1X=0X=1 S0S1S200 S1S3S400 S2S5S600 S3S7S800 S4S9S1000 S5S11S1200 S6S13S1400 S7S0 00 S8S0 00 S9S0 00 S10S0 10 S11S0 00 S12S0 10 S13S0 00 S14S0 00

Nonlinear & Neural Networks LAB. Transition Table: PRESENT STATE NEXT STATEOUTPUT X=0X=1X=0X=1 S0S1S200 S1S3S400 S2S5S600 S3S7S800 S4S9S1000 S5S11S1200 S6S13S1400 S7S0 00 S8S0 00 S9S0 00 S10S0 10 S11S0 00 S12S0 10 S13S0 00 S14S0 00 S 10

Nonlinear & Neural Networks LAB. Transition Table: PRESENT STATE NEXT STATEOUTPUT X=0X=1X=0X=1 S0S1S200 S1S3S400 S2S5S600 S3S7S800 S4S9S 1000 S5S11S 1000 S6S13S1400 S7S0 00 S8S0 00 S9S0 00 S 10S0 10 S11S0 00 S13S0 00 S14S0 00

Nonlinear & Neural Networks LAB. Transition Table: PRESENT STATE NEXT STATEOUTPUT X=0X=1X=0X=1 S0S1S200 S1S3S400 S2S5S600 S3S7S800 S4S9S 1000 S5S11S 1000 S6S13S1400 S7S0 00 S8S0 00 S9S0 00 S 10S0 10 S11S0 00 S13S0 00 S14S0 00 S 7

Nonlinear & Neural Networks LAB. Transition Table: PRESENT STATE NEXT STATEOUTPUT X=0X=1X=0X=1 S0S1S200 S1S3S400 S2S5S600 S3S 7 00 S4S 7S 1000 S5S 7S 1000 S6S 7 00 S0 00 S 10S0 10 S 3

Nonlinear & Neural Networks LAB. Transition Table: PRESENT STATE NEXT STATEOUTPUT X=0X=1X=0X=1 S0S1S200 S1S 3S400 S2S5S 300 S 7 00 S4S 7S 1000 S5S 7S 1000 S 7S0 00 S 10S0 10

Nonlinear & Neural Networks LAB. Transition Table: PRESENT STATE NEXT STATEOUTPUT X=0X=1X=0X=1 S0S1S200 S1S 3S400 S2S5S 300 S 7 00 S4S 7S 1000 S5S 7S 1000 S 7S0 00 S 10S0 10 S 4

Nonlinear & Neural Networks LAB. PRESENT STATE NEXT STATEOUTPUT X=0X=1X=0X=1 S0S1S200 S1S 3S 400 S2S 4S 300 S 7 00 S 4S 7S 1000 S 7S0 00 S 10S0 10 Final Reduced State Transition Table

Nonlinear & Neural Networks LAB. Corresponding State Diagram

Nonlinear & Neural Networks LAB. Implication Chart Method X, Z serial sequence 010 or State transition table: PRESENT STATE NEXT STATEOUTPUT X=0X=1X=0X=1 S0S1S200 S1S3S400 S2S5S600 S3S0 00 S4S0 10 S5S0 00 S6S0 10

Nonlinear & Neural Networks LAB. Implication Chart Method Enumerate all possible combinations of states taken two at a time Naive Data Structure: Xij will be the same as Xji Also, can eliminate the diagonal Implication Chart Next States Under all Input Combinations

Nonlinear & Neural Networks LAB. Implication Chart Filling in the Implication Chart Entry Xij ?Row is Si, Column is Sj Si is equivalent to Sj if outputs are the same and next states are equivalent Xij contains the next states of Si, Sj which must be equivalent if Si and Sj are equivalent If Si, Sj have different output behavior, then Xij is crossed out Example: S0 transitions to S1 on 0, S2 on 1; S1 transitions to S3 on 0, S4 on 1; So square X contains entries S1-S3 (transition on zero) S2-S4 (transition on one) S1-S3 S2-S4 S0 S1

Nonlinear & Neural Networks LAB. Implication Chart Method Starting Implication Chart S2 and S4 have different I/O behavior This implies that S1 and S0 cannot be combined

Nonlinear & Neural Networks LAB. Implication Chart Method Results of First Marking Pass Second Pass Adds No New Information S3 and S5 are equivalent S4 and S6 are equivalent This implies that S1 and S2 are too! Reduced State Transition Table Reduced State Transition Table PRESENT STATE NEXT STATEOUTPUT X=0X=1X=0X=1 S0S 1 00 S 3S 400 S 3S0 00 S 4S0 10

Nonlinear & Neural Networks LAB. Multiple Input State Diagram Example State Diagram Symbolic State Diagram PRESENT STATE NEXT STATE OUTPUT S0S0 S1 S2 S31 S1S0 S3 S1 S50 S2S1 S3 S2 S41 S3S1 S0 S4 S50 S4S0 S1 S2 S51 S5S1 S4 S0 S50

Nonlinear & Neural Networks LAB. Multiple Input Example Implication Chart Minimized State Table PRESENT STATE NEXT STATE OUTPUT S 0S 0 S1 S2 S 31 S1S 0 S 3 S1 S 30 S2S1 S 3 S2 S 01 S 3S1 S 0 S 0 S 30

Nonlinear & Neural Networks LAB. Implication Chart Method Does the method solve the problem with the odd parity checker? Implication Chart S0 is equivalent to S2 since nothing contradicts this assertion!

Nonlinear & Neural Networks LAB. Implication Chart Method The detailed algorithm: 1.Construct implication chart, one square for each combination of states taken two at a time 2.Square labeled Si, Sj, if outputs differ than square gets "X". Otherwise write down implied state pairs for all input combinations 3.Advance through chart top-to-bottom and left-to-right. If square Si, Sj contains next state pair Sm, Sn and that pair labels a square already labeled "X", then Si, Sj is labeled "X". 4.Continue executing Step 3 until no new squares are marked with "X". 5.For each remaining unmarked square Si, Sj, then Si and Sj are equivalent.

Nonlinear & Neural Networks LAB. (e,g) e Row matching methode (State reduction) PS NSOutput X=0X=1X=0X=1 aab00 bcd00 cad00 def01 eaf01 fgf01 gaf01 PS NSOutput X=0X=1X=0X=1 aab00 bcd00 cad00 de f01 e af01 fe f01

Nonlinear & Neural Networks LAB. Row matching methode (State reduction) PS NSOutput X=0X=1X=0X=1 aab00 bcd00 cad00 de f01 e af01 fe f01 (d,f) d PS NSOutput X=0X=1X=0X=1 aab00 bcd 00 cad 00 d e d 01 e ad 01

Nonlinear & Neural Networks LAB.

Nonlinear & Neural Networks LAB. Present State Next StatePresent Output X=01 adc0 bfh0 ced1 dae0 eca1 ffb1 gbh0 hcg1 Implication chart (State reduction)

Nonlinear & Neural Networks LAB.

Present State Next State Output X=01 a a c 0 bfh0 c c a 1 ffb1 gbh0 hc g1 (a,d) a (c,e) c