28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

Slides:

Advertisements

Similar presentations

$100 $400 $300$200$400 $200$100$100$400 $200$200$500 $500$300 $200$500 $100$300$100$300 $500$300$400$400$500.

Advertisements

$100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300 $400 $500 $100 $200 $300.

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

J. Jones (Imperial College London), Alt. GCT Mini-Meeting GCT Source Card.

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

1 JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.

Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.

CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.

CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.

Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Interfaces to ROD Crate Components - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane,

FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Slice Test (SLT) of TGC electronics Introduction Simulation Trigger part SLT Wire Wire and Signal.

1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: COSTS ESTIMATE1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Changes TIM-2->TIM-3A->TIM-3B - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.

Sophie BaronTTC1 TTC status February 2005 ATLAS electronics.

HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….

Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.

Local Trigger Unit for NA62 Marián Krivda 1), Cristina Lazzeroni 1), Vlado Černý 2), Tomáš Blažek 2), Roman Lietava 1)2) 1) University of Birmingham, UK.

CSC EMU/Track Finder Clock and Control Board (CCB’2004) Status Plans M.Matveev Rice University August 27, 2004.

TTCrx Issues M.Matveev Rice University December 17, 2009.

HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.

Testing of Latch-TDC Da-Shung Su Jia-Ye Chen, Hsi-Hung Yao, Su-Yin Wang, Ting-Hua Chang, Wen-Chen Chang 2011/07/13.

Vertex 2005, Nikko Manfred Pernicka, HEPHY Vienna 1.

PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.

Tests of the Fully Loaded CSC Track Finder Backplane M.Matveev S.-J. Lee Rice University Alex Madorsky University of Florida 2 May 2005.

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

R&D for single gap -Use the HARDROC ASICs, SiGe technology (well tested and available) HARDROC : 64-channel, 2-bin readout (3 comparators, 3 thresholds),

ATLAS SCT/Pixel TIM FDR/PRR28 July 2004 Resonant Triggers - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky.

Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.

Understanding Readout Issues with the Pilot System October Fpix Upgrade Meeting Bora Akgün Will Johns Karl Ecklund Helmut Steininger Jordan Tucker.

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.

1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.

System Demonstrator: status & planning The system demonstrator starts as “vertical slice”: The vertical slice will grow to include all FTK functions, but.

PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIMING & JITTER1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.

29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

CMS Week, 3-7 November CSC Trigger Test Beam Report Cast of many.

DAQ and TTC Integration For MicroTCA in CMS

D. Breton, S. Simion February 2012

ATLAS SCT/Pixel TIM FDR/PRR

ATLAS SCT/Pixel TIM FDR/PRR

Physics & Astronomy HEP Electronics

TTC system for FP420 reference timing?

ECAL OD Electronic Workshop 7-8/04/2005

John Lane Martin Postranecky, Matthew Warren

PRODUCTION BOARDS TESTING

PRODUCTION BOARDS TESTING

Trigger Frequency Analysis & Busy/Veto on the SCT TIM

TTC news December 04 Sophie Baron TTC.

Presentation transcript:

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin Postranecky John Lane, Matthew Warren TTCrm versus TTCrq

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq2 TTCrm Originally selected as the TTCrx mezzanine board to be used on TIM-3 Uses 2 connectors J1 and J2 Just fits on single-width board But last year reported : Potential Phase Shift of the clock output of up to 400 ps, depending on the activity on the commands channel B Potential increased clock jitter up to ps RMS on the TTCrm clock outputs

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq3 TTCrq Additional QPLL reduces this potential jitter from TTCrx chip to about 50 ps peak-to-peak QPLL has narrow locking range of +/- 3.7 kHz around MHz ( < +/-100 ppm ) TTCrq board requires one additional connector J3 for the QPLL inputs/outputs ( in addition to the J1 & J2 ) 7mm tall spacers on all connectors required for backward compatibility with TTCrm Ref :

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq4 TTCrmTTCrq J1 ( below ) J2 ( below )J2 ( top ) J1 ( top ) J3 ( top ) TTCrm versus TTCrq

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq5 TTCrm versus TTCrq

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq6 TTCrm versus TTCrq A new mezzanine card is being designed as an alternative to the existing TTCrm supported by the CERN Electronics Pool (EP-ESS Group). The aim is twofold: to produce a card that can be mounted on a standard VME unit without imposing restrictions on the spacing between two modules and to add the QPLL functionality to the board1. Additionally the TrueLight pin-preamp (TRR-1B43-000) will replace the Agilent (HFBR – 2316). The new TTCrx mezzanine card will be backward-compatible with the TTCrm. That means that the existing electrical connectors (J1 and J2) will be kept in the same physical positions with the same pinout. An additional connector (J3) will be added to the card located on the PCB side opposite to the optical connector side as represented in Figure 1. J3 will be a 26-pin connector. (VME board areas under the dotted/shadowed regions (top view drawing) should remain free for tool insertion during board removal.) TTCrm versus TTCrq

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq7 TTCrm versus TTCrq

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq8 Up to 400 ps peak-to-peak on CLOCK40DES1 output pin J1 pin 2 Phase shift of clock seen when running with continuous L1A triggers NOTE :Jitter on CLOCK40DES1 on J1 pin 2, triggering on the raising edge of clock, at about +1V trigger threshold, and about10 usec ( = 400 clocks ) from trigger point Scope set to infinite persistence TTCrm CLOCK JITTER OBSERVED :

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq9 TTCrm Clock Jitter CLOCK40DES1 Trig. not running 200pS/div Delay 10uS Jitter ~ 400pS p-p

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq10 TTCrm Clock Jitter CLOCK40DES1 Trigger running 4.0nS/div Delay 10uS Clock Phase Shift

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq11 TTCrm Clock Jitter CLOCK40DES1 Trigger running 200pS/div Delay 10uS Jitter ~400pS p-p Clock Phase Shift

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq12 TTCrq CLOCK JITTER OBSERVED : Up to 200 ps peak-to-peak on CLOCK40DES1 output pin ( with QPLL selected and locked ) When running with continuous L1A triggers, the QPLL looses lock repeatedly ( about once every 15 triggers received ) NOTE :The TTCrq module used in these tests was an untested sample on loan to UCL. Our clock runs at MHz, which should be inside the locking range

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq13 TTCrq Clock Jitter CLOCK40DES1 500pS/div Delay 10uSec Jitter ~ 200pS p-p

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq14 TTCrq – Jitter on Backplane PCLKB output 500pS/div Delay = 10uSec Jitter ~ 300pS p-p

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq15 Clock Delay CLOCK40DES1 PCLKB Delay ~ 8nS

28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky: TTCrm/TTCrq16 CONCLUSION : TIM-3B modified so that it will accept and run with either TTCrm or TTCrq. All additional inputs and outputs on TTCrq connector J3 are connected to FPGA-2 to allow control and use of QPLL if required Extra 7mm tall spacers required on all TTCrq connector pins for backward compatibility to TTCrm