1 Scaleable Architecture for Real-Time Applications, SARA Lennart Lindh, Tommy Klevin and Johan Furunäs, Department of Computer Engineering (IDT), Mälardalens.

Slides:

Advertisements

Similar presentations

ITRON History ITRON1 – designed for 8 and 16 bit MCU ITRON2 – support 32 bit MCU μITRON2 – adaptation for low-cost MCU μITRON3 – scalability enhancements.

Advertisements

Chapter 13: I/O Systems I/O Hardware Application I/O Interface

Slide 1 Insert your own content. Slide 2 Insert your own content.

©Ian Sommerville 2000 Software Engineering, 6th edition. Chapter 13Slide 1 Chapter 13 Real-time Software Design.

Copyright © 2006 by The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill Technology Education Copyright © 2006 by The McGraw-Hill Companies,

Vassal: Loadable Scheduler Support for Multi-Policy Scheduling George M. Candea, Oracle Corporation Michael B. Jones, Microsoft Research.

Dynamic Power Redistribution in Failure-Prone CMPs Paula Petrica, Jonathan A. Winter * and David H. Albonesi Cornell University *Google, Inc.

Processes and Operating Systems

MULTIPLYING MONOMIALS TIMES POLYNOMIALS (DISTRIBUTIVE PROPERTY)

ADDING INTEGERS 1. POS. + POS. = POS. 2. NEG. + NEG. = NEG. 3. POS. + NEG. OR NEG. + POS. SUBTRACT TAKE SIGN OF BIGGER ABSOLUTE VALUE.

MULT. INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.

CS4026 Formal Models of Computation Running Haskell Programs – power.

Universitá degli Studi di LAquila Mälardalens Högskola, Västerås 10th September 2009 Integrating Wireless Systems into Process Industry and Business Management.

General Information Software Robot Benri. Characteristics 1. Connect up to 16 cameras. 2. Do six different type of detections. 3. Define sub-areas where.

Simulation of Feedback Scheduling Dan Henriksson, Anton Cervin and Karl-Erik Årzén Department of Automatic Control.

EE5900 Advanced Embedded System For Smart Infrastructure

ECE 495: Integrated System Design I

Real Time Versions of Linux Operating System Present by Tr n Duy Th nh Quách Phát Tài 1.

L.N. Bhuyan Adapted from Patterson’s slides

Best of Both Worlds: A Bus-Enhanced Network on-Chip (BENoC) Ran Manevich, Isask har (Zigi) Walter, Israel Cidon, and Avinoam Kolodny Technion – Israel.

Slide 5-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 5 5 Device Management.

Duagi Bulent UNIVERSITY POLITEHNICA of BUCHAREST DEPARTMENT OF COMPUTER SCIENCE UNIVERSITY POLITEHNICA of BUCHAREST DEPARTMENT OF COMPUTER SCIENCE.

Slide 19-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 19.

Introduction to the new mainframe: Large-Scale Commercial Computing © Copyright IBM Corp., All rights reserved. Chapter 2: Capacity.

Mafijul Islam, PhD Software Systems, Electrical and Embedded Systems Advanced Technology & Research Research Issues in Computing Systems: An Automotive.

Technische universiteit eindhoven 4 September 2002www.ics.ele.tue.nl/~btheelen1 B.D. Theelen Architecture Design of a Scalable Single-Chip Multi-Processor.

ICS 434 Advanced Database Systems

Full-System Timing-First Simulation Carl J. Mauer Mark D. Hill and David A. Wood Computer Sciences Department University of Wisconsin—Madison.

CoDeR-MP SSF meeting, May 3, 2011, Uppsala Agenda  Overview (Coffee will be served) Introduction, Olof Lindgren CoDeR-MP: Goals, progress.

CMPT 401 Dr. Alexandra Fedorova Lecture III: OS Support.

Technische universiteit eindhoven November 2000Ad Verschueren and Bart Theelen1 The Multi Micro Processor Eindhoven.

Past Tense Probe. Past Tense Probe Past Tense Probe – Practice 1.

Executional Architecture

KAIST Computer Architecture Lab. The Effect of Multi-core on HPC Applications in Virtualized Systems Jaeung Han¹, Jeongseob Ahn¹, Changdae Kim¹, Youngjin.

Addition 1’s to 20.

Mikael Collin Mälardalen University 1 SoCrates -A Multiprocessor SoC in 40 days Mikael Collin Co-authors: Raimo Haukilahti, Mladen Nikitovic, Joakim Adomat.

Test B, 100 Subtraction Facts

Håkan Sundell, Chalmers University of Technology 1 Evaluating the performance of wait-free snapshots in real-time systems Björn Allvin.

© DEEDS – OS Course WS11/12 Lecture 10 - Multiprocessing Support 1 Administrative Issues  Exam date candidates  CW 7 * Feb 14th (Tue): * Feb 16th.

NetSlices: Scalable Multi-Core Packet Processing in User-Space Tudor Marian, Ki Suh Lee, Hakim Weatherspoon Cornell University Presented by Ki Suh Lee.

A Sample RTOS Presentation 4 Group A4: Sean Hudson, Manasi Kapadia Syeda Taib.

- the new generation realtime operating system For embedded and fault tolerant applications.

© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.

CAL Computer Architecture Laboratory - CAL - 1 Computer Architecture Laboratory - CALab - Department of Computer Engineering/Center for Real-Time.

Reducing Occurrences of Priority Inversion in MSoC's using Dynamic Processor Priority Assignment Mikael Collin Mladen Nikitovic Christer Norström Research.

1 of 16 March 30, 2000 Bus Access Optimization for Distributed Embedded Systems Based on Schedulability Analysis Paul Pop, Petru Eles, Zebo Peng Department.

History Copyright2 Research History 10 years 1989 FASTCHART Single Processor FASTHARD Single Processor 1996.

Computer Architecture Laboratory - CAL - 1 CAL SARA - Scaleable Architecture for Realtime Applications -

CprE 458/558: Real-Time Systems

The Design of Robust and Efficient Microkernel ManRiX, The Design of Robust and Efficient Microkernel Presented by: Manish Regmi

©Ian Sommerville 2004Software Engineering, 7th edition. Chapter 15 Slide 1 Real-time Systems 1.

Real Time Operating Systems Lecture 10 David Andrews

Software Dynamics: A New Method of Evaluating Real-Time Performance of Distributed Systems Janusz Zalewski Computer Science Florida Gulf Coast University.

Real-Time Operating Systems for Embedded Computing 李姿宜 R ,06,10.

Operating Systems. Definition An operating system is a collection of programs that manage the resources of the system, and provides a interface between.

Heterogeneous Multikernel OS Yauhen Klimiankou BSUIR

BridgePoint Integration John Wolfe / Robert Day Accelerated Technology.

Real-time aspects Bernhard Weirich Real-time Systems Real-time systems need to accomplish their task s before the deadline. – Hard real-time:

3/12/2013Computer Engg, IIT(BHU)1 PARALLEL COMPUTERS- 1.

Embedded Real-Time Systems Processing interrupts Lecturer Department University.

Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.

Configuring pacemaker while 2kms away. Person is travelling in driverless car.

CONCEPTS OF REAL-TIME OPERATING SYSTEM. OBJECTIVE  To Understand Why we need OS?  To identify Types of OS  To Define Real - Time Systems  To Classify.

CHaRy Software Synthesis for Hard Real-Time Systems

REAL-TIME OPERATING SYSTEMS

Paul Pop, Petru Eles, Zebo Peng

Real-time Software Design

Presentation transcript:

1 Scaleable Architecture for Real-Time Applications, SARA Lennart Lindh, Tommy Klevin and Johan Furunäs, Department of Computer Engineering (IDT), Mälardalens Real-Time Center (MRTC) Mälardalens University, Sweden (

2 Application Control System

3 “Robot” Problems Today Performance (>3 Processors today) Functionality in the base system (RTOS) –Communication protocol Static coupled multi-processor system We have added: –Predictability (robotics have some hard deadlines) –Observability and controllability –Small Overhead (simplification) –Fault Tolerance –Component oriented design

4 Mixed HW/SW implementation Hardware Software Hardware The research question is: will it be possible to meet the SARA’s objectives if software functions and functions implements in hardware?

5 Yesterday, Today and Tomorrow

6 Presentation of SARA, Scaleable Architecture for Real-Time Applications The SARA Approach Logical and physical architecture Hardware and Software Some benchmark results Conclusions

7 SARA Approach (main objectives) Performance –Scalability Predictability (HW/SW) Simple Observability and controllability Component oriented design –“adapter” for different standards Fault Tolerance

8 Logical architecture

9 Priority inheritance of the mail priorities Event A, Low priority Event B, High priority Tasks (Servers)  IPC-SEND // For asynchrony messages  IPC-SENDWAIT// For synchrony messages  IPC-BROADCAST// For broadcast messages  IPC-DISTRIBUTE//For multicast messages

10 Hard tasks (Servers) Software part for the IPC bus Hardware part for the IPC bus IPC Bus Hardware Task Hardware design Formal methods Deadline controls 8-16 bits applications

11 Use of old software Software part for the IPC bus Hardware part for the IPC bus IPC Bus Old RTOS Old Application

12 Physical architecture PPC750, L1,L2 System on a Chip Standard systems Write/Read

13 Hardware and Software

14 Communication between RTU and CPU RT-clock IRQ Handler RTU HW- Interrupt Scheduler CPU RTU-gränssnitt Avbrottsrutin för taskswitch Semaphore CPU RTU-I/O Task switch handler

15 IRQ-Handler Hardware and Software mult_resp2(utan Cach) –task  s –task  s mult_resp2 (with Cach) – task  s –task  s mult_resp2 –task1 156,2  s –task2 326,5  s

16 Kernel Overhead in Hardware

17 Conclusion The IPC is easy to use When a software function implements in hardware the response time and time gap between best and worst case execution time decrease, ex in RTU clock tick is 1us, in a software system 1ms. (RTU need 5 MHz) Demonstration of the SARA on SNART. Are you interesting in corporation?