Bunch-by-Bunch Instrumentation Module Design Goals: –Unified conceptual design for all bunch-by-bunch instrumentation Beam position monitoring Bunch tune.

Slides:



Advertisements
Similar presentations
EEG Probe Project Grant G. Connell. EEG Probe Project Design Objectives –Investigate BCI for severely handicapped individuals –Use time, frequency, and.
Advertisements

ATLAS Tile Calorimeter Performance Henric Wilkens (CERN), on behalf of the ATLAS collaboration.
Update of EXT Stripline BPM Electronics with LCLS-style Digital BPM Processors Glen White, with slides by Steve Smith 15 December 2009 ATF2.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.
Novocontrol Alpha Analyzers Fundamentals
Spectrum analyser basics Spectrum analyser basics 1.
Spectrum Analyzer. Another Oscilloscope??? Like an oscilloscope Oscilloscope in time domain Spectrum analyzer in frequency domain (selectable)
1 VLPC system and Cosmic Ray test results M. Ellis Daresbury Tracker Meeting 30 th August 2005.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Tagger Electronics Part 1: tagger focal plane microscope Part 2: tagger fixed array Part 3: trigger and digitization Richard Jones, University of Connecticut.
Update on Electronics Activities Jim Pilcher University of Chicago 20-Jan-2006.
Design and Implementation of a Virtual Reality Glove Device Final presentation – winter 2001/2 By:Amos Mosseri, Shy Shalom, Instructors:Michael.
Universal Internet Interface 2004 Team Time for your check up Shari McNamara Jared Gillis Etana Elegbe Eric Pettersen Shamit Patel.
STARLight PDR 3 Oct ‘01C.1 Hansen STARLight Peter Hansen PROJECT OVERVIEW.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
Ni.com Data Analysis: Time and Frequency Domain. ni.com Typical Data Acquisition System.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
Wireless Sensor Monitoring Group Members: Daniel Eke (COMPE) Brian Reilly (ECE) Steven Shih (ECE) Sponsored by:
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
1 MICE Tracker Update M. Ellis UKNFIC Meeting 25 th August 2005.
06/03/06Calice TB preparation1 HCAL test beam monitoring - online plots & fast analysis - - what do we want to monitor - how do we want to store & communicate.
P.Vincent LPNHE-Paris for H.E.S.S. collaboraton28 th ICRC - Tsukuba - Japan - 5, August 2003 Performance of the H.E.S.S. cameras Pascal Vincent (LPNHE.
STAR Analysis Meeting, BNL, Dec 2004 Alexandre A. P. Suaide University of Sao Paulo Slide 1 BEMC software and calibration L3 display 200 GeV February.
Thomas Jefferson National Accelerator Facility Page 1 EC / PCAL ENERGY CALIBRATION Cole Smith UVA PCAL EC Outline Why 2 calorimeters? Requirements Using.
S. De Santis “Measurement of the Beam Longitudinal Profile in a Storage Ring by Non-Linear Laser Mixing” - BIW 2004 May, 5th Measurement of the Beam Longitudinal.
1 ALICE T0 detector W.H.Trzaska (on behalf of T0 Group) LHCC Comprehensive Review, March 2003.
Analysis of Endstation A setup Josef Uher. Quartz bar Start counter.
The design of HEPS digital BPM electronics BI Group, accelerator division.
21-Aug-06DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver Long baseline neutrino experiment Fermilab (Chicago)
3/14/2007AD/Instrumentation Department Jim Zagel 1 MFW Update 3/14/07 Latest problems RFT Looses Phase Lock –Real 53 MHz connected to the RFT at MI-10.
28/03/2003Julie PRAST, LAPP CNRS, FRANCE 1 The ATLAS Liquid Argon Calorimeters ReadOut Drivers A 600 MHz TMS320C6414 DSPs based design.
By Tony Hoff ECE 4220 – Real Time Embedded Computing University of Missouri - Columbia Course Instructor: Dr. Guiherme DeSouza.
F Beam Line Tuners Vic Scarpine Instrumentation DoE Review Oct 28-31, 2002.
Abort Gap Monitoring Randy Thurman-Keup 6 / 8 / 2004 LARP Meeting.
Present Uses of the Fermilab Digital Signal Receiver VXI Module Brian Chase,Paul Joireman, Philip Varghese RF Embedded Systems (LLRF) Group.
Wireless communication Emmanuel Gyebison. Transmission Signals must be converted into digital values, using a circuit called ADC (Analog to Digital Converter),
Calorimeter calibration -Initial calibration -Gain following -Archiving.
12 October 2001, M. LefebvreHEC-Athena Tutorial: HEC beam test primer1 HEC Beam Test Primer Production modules of the HEC have been tested in particle.
Omnisys There are a few different activities at Omnisys that may be of your interests. –New correlation spectrometer IC’s. –New FFT spectrometers –Future.
BEPC II TIMING SYSTEM EPICS Seminar Presented by Ma zhenhan IHEP 20.August 2002.
Lecture 3-Building a Detector (cont’d) George K. Parks Space Sciences Laboratory UC Berkeley, Berkeley, CA.
Thomas Jefferson National Accelerator Facility Operated by the Southeastern Universities Research Association for the U.S. Department of Energy Kirk Davis.
Slide 1Turisini M. Frontend Electronics M.Turisini, E. Cisbani, P. Musico CLAS12 RICH Technical Review, 2013 June Requirements 2.Description of.
1 ATF 2 Nanobpm (Q BPM) Electronics. Mark Slater: Cambridge Yury Kolomensky, Toyoko Orimoto: UCB Stewart Boogert, Steve Malton, Alexi Liapine: UCL Mike.
BPM stripline acquisition in CLEX Sébastien Vilalte.
Specifications of Tevatron BPM Upgrade Jim Steimel.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
M.Gasior, CERN-BE-BILHC Optics Measurement and Corrections Review, June Diode ORbit and OScillation (DOROS) System Marek GASIOR Beam Instrumentation.
R3B - meeting April GSI Readout concepts for the CALIFA detector options dynamic range preamplifier solution digital solution digital readout chain.
BPM and BSM Tune Measurements August 2, 2007 B. Cerio, R. Holtzapple.
Tevatron Beam Position Monitor Upgrade Stephen Wolbers (for the Tevatron BPM Upgrade Project) PAC05, Knoxville, TN May 16-20, 2005.
Characterization of the Fast Ion Instability at CesrTA David Rubin Cornell University.
LCLS Digital BPM Processor for ATF2 Extraction Line BPMs Steve Smith 26 August 2009.
Atacama Large Millimeter/submillimeter Array Karl G. Jansky Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array ALMA Correlator.
1 Projectile Spectator Detector: Status and Plans A.Ivashkin (INR, Moscow) PSD performance in Be run. Problems and drawbacks. Future steps.
Electronic instrumentation Digitization of Analog Signal in TD
By. Jadhav Avinash J Roll no - 2K13E11. Reference: Hewlett Packard Agilent Technology Wikipedia GwINSTEK.
Copyright 2011 controltrix corpwww. controltrix.com Digitally controlled power supply Perspective on Slope Compensation
Update on Electronics Activities
Beam Secondary Shower Acquisition System: Front-End RF Design
RF acceleration and transverse damper systems
ERL BPM System Mike Billing, Mark Palmer
New PSB beam control rf clock distribution
Beam Current Monitoring with ICT and BPM Electronics
CESR Beam Instrumentation DAQ
EEG Probe Project Grant G. Connell.
Status of TTF HOM Project Aug 9, 2005
G. Codner, E. Tanke, M. Palmer Cornell University
e- Cloud Studies-Tune Studies with 45 Bunch Trains
Presentation transcript:

Bunch-by-Bunch Instrumentation Module Design Goals: –Unified conceptual design for all bunch-by-bunch instrumentation Beam position monitoring Bunch tune monitoring Vertical beamsize monitoring –Maintain one software support structure for use by all modules Modular of communications components –Needs some cleanup Modular user interface –Server issues

Beam Position Monitor Base Requirements Turn-by-turn digitized data collection for single bunch –At present this does NOT imply turn-by-turn collection for all bunches –Strict minimum requirements on the data transfer method DSP mediated Hardware mediated –Since Ability to process sample sizes suitable for position and FFT measurements –FFT data depth of 8K turns for 50Hz measurement res –Position data depth of 1K turns for micron level resolution –Requirements are a major squeeze for existing DSP mem –Do we really need fast bunch-by-bunch update??? Presently transferring full spectrum when raw data would only be a factor of 2 overhead Original plan was to provide rapidly updating small window (or peak locations only) for tuning-type update rate – this is probably still a valid requirement –Need to refine HEP operating mode Tunes plus position How to maintain calibration Strong preference to have all functionality in a single DSP executable for ease of management –At present require both an FFT exe and a Position exe –Code space limits exceeded –Data space limits exceeded

Bunch-by-Bunch Vertical Beamsize Base Requirements Front End –32 channels – sub-divide into dual front-ends –Must route HV and low-voltage signals –Use turn-by-turn sampling Dynamic range provided largely by sampling depth Single turn signal is 0 – few hundred photons so proper choice of single gain setting and suitably precise ADC gives full dynamic range required –Go to 72 MHz parallel bunch sampling No interference with opposing beam PMT risetime <1ns so minimal bunch-to-bunch cross-talk with suitable bandwidth front end Interested in 2-turn sampling to probe dynamics. Does not make sense to have such samples far separated in time between bunches Saturation of PMT may limit number of bunches that can be simultaneously collected –Pockels Cell Gate –Alternatively, since noise level set by photon statistics, may be able to run PMT array at lowered voltage Requires directly pipelined memory since SHARC cannot transfer 32xN data to onboard memory at this rate Timing Board Requirements –72 MHz clock output –Global timing slew only needs to be 14 ns versus 2.56  s Digital Board Requirements –Indications are that we will need a “big” DSP to process 32 channel interference patterns from 45 bunches – move to TigerSHARC series DSP –Allow for connections to multiple front-ends

Front End Upgrades Raw Data Memory –BPM Readout Requirements with 72 MHz Sampling Time base different for each species, so would need 8 readout channels for full interleaved sampling. Preferably place multiple ADCs on single DVGA output Button Info: 45 bunches x 8K turns x 16 bits = 360K x 16 bits Pedestal Info: 5(?) bunches x 8K turns x 16 bits = 40K x 16 bits Phase Info: 1 word x 8K turns x 32 (28) bits = 16K x 16 bits IS61LV25616L: 256K x 16 bits 2 chips / channel / species (or could do 4K turns with 1 chip/channel/species) –Beamsize Readout Requirements with 72 MHz Sampling 45 bunches x 1K turns x 16 bits = 45K x 16 bits per channel Ped Info: 5(?) bunches x 1K turns x 16 bits = 5K x 16 bits per ch –Add temperature monitoring on front end board (needs to have sufficient resolution)

Front End Checks Signal Tails –Possible inductor issue? How to introduce a calibration pulse –What is a reasonable pulseheight calibration method? –How to Saturation problems??? –What happens if one species of bunch on a button saturates the DVGA prior to measuring a counter- going bunch? –Can this explain any of our IRBPM results? –Test by timing scan with 2 bunches in machine? –Test by IRBPM measurements with single bunch in machine vs measurements with two counter- rotating bunches? Thermal stability –Need to plot time-history of pedestals –Need to add automatic pedestal monitoring