Minimization of AND-OR-EXOR Three Level Networks with AND gate Sharing Hasnain Heickal (SH-223)

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

FUNCTION OPTIMIZATION Switching Function Representations can be Classified in Terms of Levels Number of Levels, k, is Number of Unique Boolean (binary)
ENGIN112 L9: More Karnaugh Maps September 22, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 9 More Karnaugh Maps and Don’t Cares.
Digital Circuits.
Glitches & Hazards.
CSEE 4823 Advanced Logic Design Handout: Lecture #2 1/22/15
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 6 Dr. Shi Dept. of Electrical and Computer Engineering.
Examples Simplify: ab’c + abc + a’bc Show that X + X’Y = X + Y
Give qualifications of instructors: DAP
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Simplifying Boolean Expressions Using K-Map Method
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Optimization Algorithm
ES 244: Digital Logic Design Chapter 3 Chapter 3: Karnaugh Maps Uchechukwu Ofoegbu Temple University.
Chapter 3: Digital Logic Dr Mohamed Menacer Taibah University
Logic Synthesis for AND-XOR- OR type Sense-Amplifying PLA Yoshida, H. Yamaoka, H. Ikeda, M. Asada, K. ASP-DAC 2002.and the 15th International Conference.
Karnaugh map covering Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
Two Level Networks. Two-Level Networks Slide 2 SOPs A function has, in general many SOPs Functions can be simplified using Boolean algebra Compare the.
Chapter 6 Quine-McCluskey Method Mei Yang ECG Logic Design 1.
Converting to Minterms Form
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 5: Quine-McCluskey Method José Nelson Amaral.
1 Quine-McCluskey Method. 2 Motivation Karnaugh maps are very effective for the minimization of expressions with up to 5 or 6 inputs. However they are.
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
Lecture 4: Four Input K-Maps CSE 140: Components and Design Techniques for Digital Systems CK Cheng Dept. of Computer Science and Engineering University.
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
©2010 Cengage Learning SLIDES FOR CHAPTER 6 QUINE-McCLUSKEY METHOD Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
Lecture 7 Multi-Level Gate Networks
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 6) Hasib Hasan
Computer Organisation
Plotting functions not in canonical form
CS 352 Introduction to Logic Design
CHAPTER 1 : INTRODUCTION
CSCE 211: Digital Logic Design
Optimized Implementation of Logic Function
CSE 140 : Components and Design Techniques for Digital Systems
Karnaugh Maps (K-Maps)
Optimized Implementation of Logic Function
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
Digital Logic & Design Dr. Waseem Ikram Lecture 12.
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
CH7 Multilevel Gate Network
Optimization Algorithm
Optimized Implementation of Logic Function
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Analysis of Logic Circuits Example 1
CSCE 211: Digital Logic Design
Laws & Rules of Boolean Algebra
Presentation transcript:

Minimization of AND-OR-EXOR Three Level Networks with AND gate Sharing Hasnain Heickal (SH-223)

Overview Introduction AND-OR-EXOR networks Objective Preliminary Definitions Properties of EX-SOPs Minimization of EX-SOPs Idea of Minimization Summary Reference

Introduction Logic networks are usually designed using AND and OR gates (SOP). AND-EXOR networks (EX-SOP) are More compact. Easily testable. Fault tolerant

AND-OR-EXOR Networks A two input EXOR gate is used. AND gates can be shared or not shared. If not shared an EX-SOP for a function F can be written as F = F a xor F b If shared the EX-SOP can be written as F = (F a + F s ) xor (F b + F s )

Objective Designing a AND-OR-EXOR three level network. Minimizing the number of products. We will discuss an exact algorithm for minimization.

Preliminary Definitions τ( F ) Number of products in an expression F. τ(ABC + ABC + AC) = 3 τ(SOP: f ) Number of product in a minimum SOP for f. τ(SOP : (ABC + ABC + AC)) = 2 because it can be minimized as BC + AC.

Preliminary Definitions τ(EX-SOP NS :f) Number of products in a minimum EX-SOP for f with no product sharing. τ(EX-SOP PS :f) Number of products in a minimum EX-SOP for f with product sharing. A logic function f can represented as f = (f a + g) xor (f b + g)……………………(1) τ(EX-SOP PS : f ) = min{τ(SOP: g ) + τ(SOP: f a ) + τ(SOP: f b )} τ(EX-SOP NS : f ) = min{τ(SOP: f a ) + τ(SOP: f b )} while considering g = 0

Properties of EX-SOPs On the Karnaugh map of a function, a cell that contains a 1(one) is called a 1-cell and a cell that contains a 0(zero) is called 0-cell. Property 1: In a K-map for an EX-SOP, any 1-cell must be covered by the loop(s) for exactly one SOP. If a 0-cell is covered, then it must be covered by at least one loop from both SOPs. Definition 6: Let g(x) and h(x) be n variable functions. B = {0,1}, if for every a ε B n g(a)=1 satisfies h(a)=1 then g h

Minimization of EX-SOPs Let g represent the shared products of an EX- SOP of function f. The number of different products in a minimum EX-SOP for f with product sharing is denoted by τ (EX-SOP PS : f : g ). To compute τ (EX-SOP PS : f : g ) using the Eq 1, g is fixed and we choose f a and f b such that Eq 1 satisfies. Thus we have τ (EX-SOP PS : f : g ) = τ (SOP: g ) + min{ τ (SOP: f a ) + τ (SOP: f b ) }

Minimization of EX-SOPs Lemma 2: The proof of the lemma is out of scope. The proof can be found on the paper [1].

Idea of Minimization The idea is for 5 of less number of variables. We will try for all possible g and minimize the following Eq for all possible g. We need to use K-map.

Example Let us consider g = ACD. Possible values of h are ABCD ACD We have to find h that makes minimum. CD A CD AB g

Example Lets first try with h = ABCD So K-map for f v h will be CD A CD AB

Example Rules for EX-SOP NS Loop 1-cell entries odd number of times. Loop 0-cell entries even number of times. From the K-map we can see f a = B f b = ACD = 2 τ (SOP: g) = 1 Τ (EX-SOP PS : f:g ) = 3 We need to do this for every h. CD A CD AB fafa fbfb

Choosing g We can choose g using the following lemma : To obtain minimum EX-SOP of f it is sufficient to consider only the prime implicants of f as shared product of candidate. The proof of this lemma can also be found in the paper [1]. To find the prime implicants of f we can also use K- map.

Drawbacks Choosing g is very time consuming. We can use Lookup Tables to optimize it. Overall an NP equivalent problem.

Summary We have seen the algorithm for minimizing AND-OR-EXOR three level networks. We have seen the algorithm for 5 or less variables. There exists algorithm for more variables.

References D. Debnath and T. Sasao, Minimization of AND-OR-EXOR three level networks with AND gate sharing.

Thank You