Latch-Up and its Prevention Latch is the generation of a low- impedance path in CMOS chips between the power supply and the ground rails due to interaction.

Slides:



Advertisements
Similar presentations
1 Chapter 10. Bipolar junction transistor fundamentals Invented in 1948 by Bardeen, Brattain and Shockley Contains three adjoining, alternately doped semiconductor.
Advertisements

CH14 BIPOLAR DIGITAL CIRCUITS The Ideal BJT Transistor Switch
Transistors (MOSFETs)
CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
Electronic Devices Ninth Edition Floyd Chapter 11.
Module #8 Page 1 EELE 414 – Introduction to VLSI Design Module #8 – Miscellaneous & Advanced Topics Agenda 1.Latchup Announcements 1.Read Chapter 13.
Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.
TRANSISTOR. TRANSISTOR Background and Introduction A semiconductor device that Amplifies, Oscillates, or Switches the flow of current between two terminals.
Chapter 5 Bipolar Junction Transistors
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
Bipolar Junction Transistors EE314. Chapter 13: Bipolar Junction Transistors 1.History of BJT 2.First BJT 3.Basic symbols and features 4.A little bit.
Experiment 6 -- Digital Switching
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
EE105 Fall 2007Lecture 6, Slide 1Prof. Liu, UC Berkeley Lecture 6 OUTLINE BJT (cont’d) – PNP transistor (structure, operation, models) BJT Amplifiers –
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 15 Lecture 15: Small Signal Modeling Prof. Niknejad.
Spring 2007EE130 Lecture 22, Slide 1 Lecture #22 OUTLINE The Bipolar Junction Transistor – Introduction Reading: Chapter 10.
Department of Information Engineering286 Transistor 3-layers device –npn (more common) –pnp (less common) N P N e b c P N P e b c.
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
VLSI Digital System Design
Digital Integrated Circuits A Design Perspective
Basic Electronics Dr. Imtiaz Hussain Assistant Professor Mehran University of Engineering & Technology Jamshoro
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 14 Lecture 14: Bipolar Junction Transistors Prof. Niknejad.
ECE 342 – Jose Schutt-Aine 1 ECE 342 Solid-State Devices & Circuits 6. Bipolar Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University.
Chapter 28 Basic Transistor Theory. 2 Transistor Construction Bipolar Junction Transistor (BJT) –3 layers of doped semiconductor –2 p-n junctions –Layers.
1 LW 6 Week 6 February 26, 2015 UCONN ECE 4211 F. Jain Review of BJT parameters and Circuit Model HBT BJT Design February 26, 2015 LW5-2 PowerPoint two.
Introduction to Transistors
ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)
ENE 311 Lecture 10.
09/16/2010© 2010 NTUST Today Course overview and information.
Transistors Three-terminal devices with three doped silicon regions and two P-N junctions versus a diode with two doped regions and one P-N junction Two.
Chapter 17 Electronics Fundamentals Circuits, Devices and Applications - Floyd © Copyright 2007 Prentice-Hall Chapter 17.
Chapter 6: Bipolar Junction Transistors
Chapter 6. Bipolar Junction Transistors (BJTs). Bipolar Junction Transistor Three terminal device Voltage between two terminals to control current flow.
CHAPTER 7 Junction Field-Effect Transistors. OBJECTIVES Describe and Analyze: JFET theory JFETS vs. Bipolars JFET Characteristics JFET Biasing JFET Circuits.
Patterning - Photolithography
Field Effect Transistors By Er. S.GHOSH
Bipolar Junction Transistors (BJTs) The bipolar junction transistor is a semiconductor device constructed with three doped regions. These regions essentially.
TRANSISTOR.  A transistor is a semiconductor device used to amplify and switch electronic signals and electrical power.  The transistor is the fundamental.
DMT 121 – ELECTRONIC DEVICES
BJTs. Transistor The transistor is the main building block “element” of electronics. A transistor is a semiconductor device used to amplify and switch.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
1 OUTPUT Pad and Driver. 2 CLOCK DRIVER 3 Buffering S = scaling or tapering factor CL = S N+1 Cg ……………… All inverters have identical delay of t o = delay.
Electronic Principles 7th Edition Albert Malvino & David J Bates
Bipolar Junction Transistors (BJTs)
What is a Parasitic Channel? Parasitic channel is any conductor placed above the silicon surface that can be potentially induced. Parasitic Channels.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
Bi-CMOS Prakash B.
11-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon Latch-up & Power Consumption Latch-up Problem Latch-up condition  1   2 >1 GND Vdd.
Full-Wave (Bridge) Rectifier
Semiconductor Device Physics
TI Information – Selective Disclosure Negative input voltage Lab and Applications Analysis Ronald Michallick – SLL SC Applications 1.
1 Concepts of electrons and holes in semiconductors.
Ruth Doyle - Intel Ireland Introduction to Transistors Objectives of Lecture 1.Review of Depletion Regions and IV curves 2.Description of PN, NPN and PNP.
NAME: NIDHI PARMAR ENR.NO.: GUIDED BY: RICHA TRIPATHI.
COURSE NAME: SEMICONDUCTORS Course Code: PHYS 473 Week No. 5.
The Devices: MOS Transistor
Bipolar Junction Transistor (BJT) Construction
Different Types of Transistors and Their Functions
Chapter 4 Bipolar Junction Transistor
Bipolar Junction Transistors (BJTs)
IGBT.
EELE 2321 – Electronics Spring, 2013 Bipolar Junction Transistor (BJT) Structure Eng. Wazen M. Shbair.
Sung June Kim Chapter 10. BJT Fundamentals Sung June Kim
VLSI Design MOSFET Scaling and CMOS Latch Up
Transistor Characteristics
Electronics Fundamentals
Chapter 4 Bipolar Junction Transistor
Solid State Electronics ECE-1109
Review & Problems.
BIPOLAR JUNCTION TRANSISTOR (BJT)
Presentation transcript:

Latch-Up and its Prevention Latch is the generation of a low- impedance path in CMOS chips between the power supply and the ground rails due to interaction of parasitic pnp and npn bipolar transistors. These BJTs for a silicon-controlled rectifier with positive feedback and virtually short circuit the power and the ground rail. This causes excessive current flows and potential permanent damage to the devices. Analysis of the a CMOS Inverter CMOS depicting the parasitics.

Latch-Up Continued The equivalent circuit shown has Q1 being a vertical double emmitter pnp transistor whose base is formed by the n-well with a high base to collector current gain (  1 ). Q2 is a lateral double emitter npn transistor whose base is formed by the p-type substrate. R well represents the parasitic resistance in the n-well structure whose value ranges from 1K  to 20k . The substrate resistance R sub depends on the substrate structure. Assume the Rwell and Rsub are significantly large so that they cause open circuit connections, this results in low current gains and the currents would be reverse leakage currents for both the npn and pnp transistors. If some external disturbance occurs, causing the collector current of one of the parasitic transistors to increase, the resulting feedback loop causes the current perturbation to be multiplied by  1.  2

Latch-up Continued This event triggers the silicon- controlled rectifier and each transistor drives the other with positive feedback eventually creating and sustaining a low impedance path between power and the ground rails resulting in latch- up. For this condition if  1 *  1 is greater than or equal to 1 both transistors will continue to conduct saturation currents even after the triggering perturbation is no longer available. Some causes for latch-up are: –Slewing of V DD during start-up causing enough displacement currents due to well junction capacitance in the substrate and well. –Large currents in the parasitic silicon- controlled rectifier in CMOS chips can occur when the input or output signal swings either far beyond the VDD level or far below VSS level, injecting a triggering current. Impedance mismatches in transmission lines can cause such disturbances in high speed circuits. –Electrostatic Discharge stress can cause latch-up by injecting minority carriers from the clamping device in the protection circuit into either the substrate or the well. –Sudden transient in power or ground buses may cause latch-up.

Guidelines For Avoiding Latch-Up Reduce the BJT gains by lowering the minority carrier lifetime through Gold doping of the substrate (solution might cause excessive leakage currents). Use p + guardband rings connected to ground around nMOS transistors and n + guard rings connected to V DD around pMOS transistors to reduce R w and R sub and to capture injected minority carriers before they reach the base of the parasitic BJT. Place substrate and well contacts as close as possible to the source connections of the MOS transistors to reduce the values of R w and R sub. (solution to be used in your designs) Place source diffusion regions for the pMOS transistors so that they lie along equipotentials lines when currents flow between VDD and p- wells. Avoid forward biasing of the source/drain junctions so as not to inject high currents, this solution calls for the use of slightly doped epitaxial layer on top of the heanily doped substrate and has the effect of shunting the lateral currents from the vertical transistor through the low resistance substrate.