1 On-Chip Networks from a Networking Perspective: Congestion and Scalability in Many-Core Interconnects George Nychis ✝, Chris Fallin ✝, Thomas Moscibroda.

Slides:



Advertisements
Similar presentations
George Nychis✝, Chris Fallin✝, Thomas Moscibroda★, Onur Mutlu✝
Advertisements

Spatial Computation Thesis committee: Seth Goldstein Peter Lee Todd Mowry Babak Falsafi Nevin Heintze Ph.D. Thesis defense, December 8, 2003 SCS Mihai.
EE384y: Packet Switch Architectures
1 UNIT I (Contd..) High-Speed LANs. 2 Introduction Fast Ethernet and Gigabit Ethernet Fast Ethernet and Gigabit Ethernet Fibre Channel Fibre Channel High-speed.
Pricing for Utility-driven Resource Management and Allocation in Clusters Chee Shin Yeo and Rajkumar Buyya Grid Computing and Distributed Systems (GRIDS)
Greening Backbone Networks Shutting Off Cables in Bundled Links Will Fisher, Martin Suchara, and Jennifer Rexford Princeton University.
Dynamic Power Redistribution in Failure-Prone CMPs Paula Petrica, Jonathan A. Winter * and David H. Albonesi Cornell University *Google, Inc.
Cognitive Radio Communications and Networks: Principles and Practice By A. M. Wyglinski, M. Nekovee, Y. T. Hou (Elsevier, December 2009) 1 Chapter 12 Cross-Layer.
1 Building a Fast, Virtualized Data Plane with Programmable Hardware Bilal Anwer Nick Feamster.
Congestion Control and Fairness Models Nick Feamster CS 4251 Computer Networking II Spring 2008.
Towards Automating the Configuration of a Distributed Storage System Lauro B. Costa Matei Ripeanu {lauroc, NetSysLab University of British.
Wireless Networks Should Spread Spectrum On Demand Ramki Gummadi (MIT) Joint work with Hari Balakrishnan.
Scalable Routing In Delay Tolerant Networks
Prefetch-Aware Shared-Resource Management for Multi-Core Systems Eiman Ebrahimi * Chang Joo Lee * + Onur Mutlu Yale N. Patt * * HPS Research Group The.
Gennady Pekhimenko Advisers: Todd C. Mowry & Onur Mutlu
On the Correct Sizing on Meshes Through an Effective Congestion Management Strategy P. J. García 1, J. Flich 2, J. Duato 2, I. Johnson 3, F. J. Quiles.
Predicting Performance Impact of DVFS for Realistic Memory Systems Rustam Miftakhutdinov Eiman Ebrahimi Yale N. Patt.
A Switch-Based Approach to Starvation in Data Centers Alex Shpiner and Isaac Keslassy Department of Electrical Engineering, Technion. Gabi Bracha, Eyal.
Re-examining Instruction Reuse in Pre-execution Approaches By Sonya R. Wolff Prof. Ronald D. Barnes June 5, 2011.
Feedback Directed Prefetching Santhosh Srinath Onur Mutlu Hyesoon Kim Yale N. Patt §¥ ¥ §
Best of Both Worlds: A Bus-Enhanced Network on-Chip (BENoC) Ran Manevich, Isask har (Zigi) Walter, Israel Cidon, and Avinoam Kolodny Technion – Israel.
Adaptive Backpressure: Efficient Buffer Management for On-Chip Networks Daniel U. Becker, Nan Jiang, George Michelogiannakis, William J. Dally Stanford.
Improving DRAM Performance by Parallelizing Refreshes with Accesses
OS-aware Tuning Improving Instruction Cache Energy Efficiency on System Workloads Authors : Tao Li, John, L.K. Published in : Performance, Computing, and.
1 A Case for MLP-Aware Cache Replacement International Symposium on Computer Architecture (ISCA) 2006 Moinuddin K. Qureshi Daniel N. Lynch, Onur Mutlu,
© 2006 Cisco Systems, Inc. All rights reserved. MPLS v MPLS VPN Technology Introducing MPLS VPN Architecture.
1 COPYRIGHT © 2011 ALCATEL-LUCENT. ALL RIGHTS RESERVED. On the Capacity of Wireless CSMA/CA Multihop Networks Rafael Laufer and Leonard Kleinrock Bell.
Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications Adwait Jog 1, Evgeny Bolotin 2, Zvika Guz 2,a, Mike Parker.
Fairness via Source Throttling: A configurable and high-performance fairness substrate for multi-core memory systems Eiman Ebrahimi * Chang Joo Lee * Onur.
RED-PD: RED with Preferential Dropping Ratul Mahajan Sally Floyd David Wetherall.
Multihoming and Multi-path Routing CS 7260 Nick Feamster January
PSSA Preparation.
Application-to-Core Mapping Policies to Reduce Memory System Interference Reetuparna Das * Rachata Ausavarungnirun $ Onur Mutlu $ Akhilesh Kumar § Mani.
Delay Analysis and Optimality of Scheduling Policies for Multihop Wireless Networks Gagan Raj Gupta Post-Doctoral Research Associate with the Parallel.
Scalable Rule Management for Data Centers Masoud Moshref, Minlan Yu, Abhishek Sharma, Ramesh Govindan 4/3/2013.
New Opportunities for Load Balancing in Network-Wide Intrusion Detection Systems Victor Heorhiadi, Michael K. Reiter, Vyas Sekar UNC Chapel Hill UNC Chapel.
A Novel 3D Layer-Multiplexed On-Chip Network
Application-Aware Memory Channel Partitioning † Sai Prashanth Muralidhara § Lavanya Subramanian † † Onur Mutlu † Mahmut Kandemir § ‡ Thomas Moscibroda.
High Performing Cache Hierarchies for Server Workloads
FLEXclusion: Balancing Cache Capacity and On-chip Bandwidth via Flexible Exclusion Jaewoong Sim Jaekyu Lee Moinuddin K. Qureshi Hyesoon Kim.
International Symposium on Low Power Electronics and Design Energy-Efficient Non-Minimal Path On-chip Interconnection Network for Heterogeneous Systems.
4/17/20151 Improving Memory Bank-Level Parallelism in the Presence of Prefetching Chang Joo Lee Veynu Narasiman Onur Mutlu* Yale N. Patt Electrical and.
Flattened Butterfly Topology for On-Chip Networks John Kim, James Balfour, and William J. Dally Presented by Jun Pang.
Aérgia: Exploiting Packet Latency Slack in On-Chip Networks
$ A Case for Bufferless Routing in On-Chip Networks A Case for Bufferless Routing in On-Chip Networks Onur Mutlu CMU TexPoint fonts used in EMF. Read the.
1 Multi-Core Systems CORE 0CORE 1CORE 2CORE 3 L2 CACHE L2 CACHE L2 CACHE L2 CACHE DRAM MEMORY CONTROLLER DRAM Bank 0 DRAM Bank 1 DRAM Bank 2 DRAM Bank.
1 Coordinated Control of Multiple Prefetchers in Multi-Core Systems Eiman Ebrahimi * Onur Mutlu ‡ Chang Joo Lee * Yale N. Patt * * HPS Research Group The.
1 On-Chip Networks from a Networking Perspective: Congestion and Scalability in Many-Core Interconnects George Nychis ✝, Chris Fallin ✝, Thomas Moscibroda.
Dragonfly Topology and Routing
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.
1 Application Aware Prioritization Mechanisms for On-Chip Networks Reetuparna Das Onur Mutlu † Thomas Moscibroda ‡ Chita Das § Reetuparna Das § Onur Mutlu.
Presenter: Min-Yu Lo 2015/10/19 Asit K. Mishra, N. Vijaykrishnan, Chita R. Das Computer Architecture (ISCA), th Annual International Symposium on.
Design and Evaluation of Hierarchical Rings with Deflection Routing Rachata Ausavarungnirun, Chris Fallin, Xiangyao Yu, ​ Kevin Chang, Greg Nazario, Reetuparna.
Mitigating Congestion in Wireless Sensor Networks Bret Hull, Kyle Jamieson, Hari Balakrishnan Networks and Mobile Systems Group MIT Computer Science and.
Yu Cai Ken Mai Onur Mutlu
A Heterogeneous Multiple Network-On-Chip Design: An Application-Aware Approach Asit K. MishraChita R. DasOnur Mutlu.
Topology-aware QOS Support in Highly Integrated CMPs Boris Grot (UT-Austin) Stephen W. Keckler (NVIDIA/UT-Austin) Onur Mutlu (CMU) WIOSCA '10.
Achieving High Performance and Fairness at Low Cost Lavanya Subramanian, Donghyuk Lee, Vivek Seshadri, Harsha Rastogi, Onur Mutlu 1 The Blacklisting Memory.
A Low-Area Interconnect Architecture for Chip Multiprocessors Zhiyi Yu and Bevan Baas VLSI Computation Lab ECE Department, UC Davis.
HAT: Heterogeneous Adaptive Throttling for On-Chip Networks Kevin Kai-Wei Chang Rachata Ausavarungnirun Chris Fallin Onur Mutlu.
Architecture and Algorithms for an IEEE 802
Chris Cai, Shayan Saeed, Indranil Gupta, Roy Campbell, Franck Le
Effective mechanism for bufferless networks at intensive workloads
Pablo Abad, Pablo Prieto, Valentin Puente, Jose-Angel Gregorio
Rachata Ausavarungnirun, Kevin Chang
Exploring Concentration and Channel Slicing in On-chip Network Router
Milad Hashemi, Onur Mutlu, Yale N. Patt
Using Packet Information for Efficient Communication in NoCs
A Case for Bufferless Routing in On-Chip Networks
Presented by Florian Ettinger
Presentation transcript:

1 On-Chip Networks from a Networking Perspective: Congestion and Scalability in Many-Core Interconnects George Nychis ✝, Chris Fallin ✝, Thomas Moscibroda ★, Onur Mutlu ✝, Srinivasan Seshan ✝ Carnegie Mellon University ✝ Microsoft Research Asia ★

What is the On-Chip Network? 2 Multi-core Processor (9-core) Cores Memory Controllers GPUs Cache Banks

What is the On-Chip Network? 3 Multi-core Processor (9-core) Router Network Links S D

Networking Challenges 4 On-Chip Network Familiar discussion in the architecture community, e.g.:  How to reduce congestion  How to scale the network  Choosing an effective topology  Routing and buffer size All historical problems in our field…

Routing min. complexity: X-Y-Routing, low latency On-Chip Network (3x3) Links links cannot be over-provisioned Coordination global is often less expensive 5 Can We Apply Traditional Solutions? (1) 1.Different constraints: unique network design 2.Different workloads: unique style of traffic and flow S D X Zoomed In Bufferless Area: -60% Power: -40%

6 Can We Apply Traditional Solutions? (2) Zoomed In Architecture Network Layer Router Insn. i5i6i7i8i9 (Instruct. Win) Closed-Loop Instruction Window Limits In-Flight Traffic Per-Core 1.Different constraints: unique network design 2.Different workloads: unique style of traffic and flow Routing min. complexity: X-Y-Routing, low latency Coordination global is often less expensive Links links cannot be over-provisioned Bufferless Area: -60% Power: -40% R5 R7 R8

7 Traffic and Congestion On-Chip Network S1S1 S2S2 D age is initialized 0 1 Arbitration: oldest pkt first (dead/live-lock free) contending for top port, oldest first, newest deflected Injection only when output link is free Manifestation of Congestion 1.Deflection: arbitration causing non-optimal hop

8 Can’t inject packet without a free output port 2.Starvation: when a core cannot inject (no loss) Definition: Starvation rate is a fraction of starved cycles Traffic and Congestion Arbitration: oldest pkt first (dead/live-lock free) Injection only when output link is free Manifestation of Congestion 1.Deflection: arbitration causing non-optimal hop On-Chip Network

9 Outline Bufferless On-Chip Networks: Congestion & Scalability  Study of congestion at network and application layers  Impact of congestion on scalability Novel application-aware congestion control mechanism Evaluation of congestion control mechanism  Able to effectively scale the network  Improve system throughput up to 27%

10 Congestion and Scalability Study Prior work: moderate intensity workloads, small on-chip net  Energy and area benefits of going bufferless  throughput comparable to buffered Study: high intensity workloads & large network (4096 cores)  Still comparable throughput with the benefits of bufferless? Use real application workloads (e.g., matlab, gcc, bzip2, perl)  Simulate the bufferless network and system components  Simulator used to publish in ISCA, MICRO, HPCA, NoCs…

11 Congestion at the Network Level Evaluate 700 different appl. mixes in 16-core system Finding: net latency remains stable with congestion/deflects Unlike traditional networks What about starvation rate? Starvation increases significantly with congestion Finding: starvation likely to impact performance; indicator of congestion Each point represents a single workload 700% Increase Increase in network latency under congestion is only ~5-6 cycles 25% Increase

12 Congestion at the Application Level Define system throughput as sum of instructions-per-cycle (IPC) of all applications in system: Unthrottle apps in single wkld Sub-optimal with congestion Finding 1: Throughput decreases under congestion Finding 2: Self-throttling of cores prevents collapse Finding 3: Static throttling can provide some gain (e.g., 14%), but we will show up to 27% gain with app-aware throttling Throughput Does Not Collapse Throttled Unthrottled

Prior work: cores Our work: up to 4096 cores As we increase system’s size:  Starvation rate increases A core can be starved up to 37% of all cycles!  Per-node throughput decreases with system’s size Up to 38% reduction Impact of Congestion on Scalability 13

Summary of Congestion Study Network congestion limits scalability and performance  Due to starvation rate, not increased network latency  Starvation rate is the indicator of congestion in on-chip net Self-throttling nature of cores prevent congestion collapse Throttling: reduced congestion, improved performance  Motivation for congestion control 14 Congestion control must be application-aware

15 Outline Bufferless On-Chip Networks: Congestion & Scalability  Study of congestion at network and application layers  Impact of congestion on scalability Novel application-aware congestion control mechanism Evaluation of congestion control mechanism  Able to effectively scale the network  Improve system throughput up to 27%

Traditional congestion controllers designed to:  Improve network efficiency  Maintain fairness of network access  Provide stability (and avoid collapse)  Operate in a distributed manner A controller for on-chip networks must:  Have minimal complexity  Be area-efficient  We show: be application-aware Developing a Congestion Controller 16 When Considering: On-Chip Network …in paper: global and simple controller

Finding 3: different applications respond differently to an increase in network throughput (unlike gromacs, mcf barely gains) 17 Need For Application Awareness Throttling reduces congestion, improves system throughput  Under congestion, what core should be throttled? Use 16-core system, alternate 90% throttle rate to applications Finding 1: the app that is throttled impacts system performance Unlike traditional congestion controllers (e.g., TCP): cannot be application agnostic Finding 2: application throughput does not dictate who to throttle -9% +21% +33% <1%

Key Insight: Not all packets are created equal  more L1 misses  more traffic to progress 18 Instructions-Per-Packet ( IPP ) Phase behavior on the order of millions of cycles  Throttling during a “high” IPP phase will hurt performance Since L1 miss rate varies over execution, IPP is dynamic IPP only depends on the L1 miss rate  independent of the level of congestion & execution rate  low value: need many packets shift window  provides the application-layer insight needed Instructions-Per-Packet ( IPP ) = I/P

Since L1 miss rate varies over execution, IPP is dynamic 19 Instructions-Per-Packet ( IPP )  Throttling during a “high” IPP phase will hurt performance IPP provides application-layer insight in who to throttle  Dynamic IPP  Throttling must be dynamic When congested: throttle applications with low IPP Fairness: scale throttling rate by application’s IPP  Details in paper show that fairness in throttling

20 Outline Bufferless On-Chip Network: Congestion & Scalability  Study of congestion at network and application layers  Impact of congestion on scalability Novel application-aware congestion control mechanism Evaluation of congestion control mechanism  Able to effectively scale the network  Improve system throughput up to 27%

Evaluate with 875 real workloads ( core, core)  generate balanced set of CMP workloads (cloud computing) 21 Evaluation of Improved Efficiency Network Utilization With No Congestion Control The improvement in system throughput for workloads Improvement up to 27% under congested workloads Does not degrade non-congested workloads Only 4/875 workloads have perform. reduced > 0.5% Do not unfairly throttle applications down (in paper)

Comparison points… Baseline bufferless: doesn’t scale Buffered: area/power expensive Contribution: keep area and power benefits of bufferless, while achieving comparable performance Application-aware throttling Overall reduction in congestion Power consumption reduced through increase in net efficiency Many other results in paper, e.g., Fairness, starvation, latency… Evaluation of Improved Scalability 22

23 Summary of Study, Results, and Conclusions Highlighted a traditional networking problem in a new context  Unique design requires novel solution We showed congestion limited efficiency and scalability, and that self-throttling nature of cores prevents collapse Study showed congestion control would require app- awareness Our application-aware congestion controller provided:  A more efficient network-layer (reduced latency)  Improvements in system throughput (up to 27%)  Effectively scale the CMP (shown for up to 4096 cores)

Discussion Congestion is just one of many similarities, discussion in paper, e.g.,  Traffic Engineering: multi-threaded workloads w/ “hotspots”  Data Centers: similar topology, dynamic routing & computation  Coding: “XOR’s In-The-Air” adapted to the on-chip network: i.e., instead of deflecting 1 of 2 packets, XOR the packets and forward the combination over the optimal hop 24

Low-Complexity & Area-Efficient Controller Global interval-based controller, simple & low hardware req  Only every 100k cycles: who to throttle, and by what rate Information needed from cores:  Starvation Rate: detect congestion  IPF: who to throttle, and rate Comm. with controller is in-band, control packets include needed info Hardware: only 149-bits per core  minimal compared to 128KB L1 25 CMP Zoomed In (to a single core) IPF: 2 Counters + Divider Insns Retired Flits Injected Starvation Rate: Shift Reg + Comparator / Router … … Throttler: Counter + Comparator Injection Permitted?

Evaluation of Fairness 26 Controller does not unfairly throttle low IPF applications

Break the results down by the application “mix” H=High, M=Medium, L=Low … and mixes of such workloads As expected, majority of benefits come from heavier workloads Do not unfairly throttle down lower intensity workloads Improvements greater in larger sized network (8x8) Breakdown by Workload 27