KU College of Engineering Elec 204: Digital Systems Design

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Princess Sumaya University
Chapter 9 -- Simplification of Sequential Circuits.
Karnaugh Map Adjacent Squares
Chapter 3 Gate-Level Minimization
Digital Logic Design Gate-Level Minimization
Other Gate Types COE 202 Digital Logic Design Dr. Aiman El-Maleh
BOOLEAN ALGEBRA. A Mathematical notation used to represent the function of the Digital circuit. A notation that allows variables & constants to have only.
Karnaugh Map Adjacent Squares
CS 121 Digital Logic Design
CS 121 Digital Logic Design
Karnaugh Maps ECEn/CS 224.
CS 121 Digital Logic Design
Princess Sumaya University
25 seconds left…...
Minimization of Circuits
CSE20 Lecture 15 Karnaugh Maps Professor CK Cheng CSE Dept. UC San Diego 1.
CENG 241 Digital Design 1 Lecture 3 Amirali Baniasadi
Optimization, terms and don’t cares
Overview Part 1 – Gate Circuits and Boolean Equations
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4.
Chapter 3 Simplification of Switching Functions
Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
Computer Engineering (Logic Circuits) (Karnaugh Map)
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
Simplifying Boolean Expressions Using K-Map Method
Computer Organization and Assembly Language: Chapter 7 The Karnaugh Maps September 30, 2013 By Engineer. Bilal Ahmad.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
KU College of Engineering Elec 204: Digital Systems Design
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
Optimization Algorithm
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Computer Engineering (Logic Circuits) (Karnaugh Map)
CS151 Introduction to Digital Design Chapter Map Simplification.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
ECE 2110: Introduction to Digital Systems
ECE/CS 352 Digital Systems Fundamentals
ECE 2110: Introduction to Digital Systems
Karnaugh Maps (K-Maps)
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
Optimization Algorithm
SYEN 3330 Digital Systems Chapter 2 – Part 5 SYEN 3330 Digital Systems.
Overview Part 2 – Circuit Optimization
Instructor: Alexander Stoytchev
ECE 352 Digital System Fundamentals
Presentation transcript:

KU College of Engineering Elec 204: Digital Systems Design Karnaugh Maps (K-map) A K-map is a collection of squares Each square represents a minterm The collection of squares is a graphical representation of a Boolean function Adjacent squares differ in the value of one variable Alternative algebraic expressions for the same function are derived by recognizing patterns of squares The K-map can be viewed as A reorganized version of the truth table A topologically-warped Venn diagram as used to visualize sets in algebra of sets KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Some Uses of K-Maps Provide a means for: Finding optimum or near optimum SOP and POS standard forms, and two-level AND/OR and OR/AND circuit implementations for functions with small numbers of variables Visualizing concepts related to manipulating Boolean expressions, and Demonstrating concepts used by computer-aided design programs to simplify large circuits KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Two Variable Maps A 2-variable Karnaugh Map: Note that minterm m0 and minterm m1 are “adjacent” and differ in the value of the variable y Similarly, minterm m0 and minterm m2 differ in the x variable. Also, m1 and m3 differ in the x variable as well. Finally, m2 and m3 differ in the value of the variable y y = 0 y = 1 x = 0 m 0 = 1 = x = 1 2 = 3 = y x KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design K-Map and Truth Tables The K-Map is just a different form of the truth table. Example – Two variable function: We choose a,b,c and d from the set {0,1} to implement a particular function, F(x,y). Function Table K-Map Input Values (x,y) Function Value F(x,y) 0 0 a 0 1 b 1 0 c 1 1 d y = 0 y = 1 x = 0 a b x = 1 c d KU College of Engineering Elec 204: Digital Systems Design

K-Map Function Representation F = x y = 0 y = 1 x = 0 x = 1 1 Example: F(x,y) = x For function F(x,y), the two adjacent cells containing 1’s can be combined using the Minimization Theorem: x y ) , ( F = + KU College of Engineering Elec 204: Digital Systems Design

K-Map Function Representation G = x+y y = 0 y = 1 x = 0 1 x = 1 Example: G(x,y) = x + y For G(x,y), two pairs of adjacent cells containing 1’s can be combined using the Minimization Theorem: ( ) ( ) y x xy ) , ( G + = Duplicate x y KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Three Variable Maps A three-variable K-map: Where each minterm corresponds to the product terms: Note that if the binary value for an index differs in one bit position, the minterms are adjacent on the K-Map yz=00 yz=01 yz=11 yz=10 x=0 m0 m1 m3 m2 x=1 m4 m5 m7 m6 yz=00 yz=01 yz=11 yz=10 x=0 x=1 z y x KU College of Engineering Elec 204: Digital Systems Design

Alternative Map Labeling Map use largely involves: Entering values into the map, and Reading off product terms from the map. Alternate labelings are useful: y z x 1 2 4 3 5 6 7 y y y z x 00 01 11 10 1 3 2 1 4 5 7 6 x z KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Example Functions By convention, we represent the minterms of F by a "1" in the map and leave the minterms of blank Example: Learn the locations of the 8 indices based on the variable order shown (x, most significant and z, least significant) on the map boundaries F y x 1 2 4 3 5 6 7 z x y 1 2 4 3 5 6 7 z KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Combining Squares By combining squares, we reduce number of literals in a product term, reducing the literal cost, thereby reducing the other two cost criteria On a 3-variable K-Map: One square represents a minterm with three variables Two adjacent squares represent a product term with two variables Four “adjacent” terms represent a product term with one variable Eight “adjacent” terms is the function of all ones (no variables) = 1. KU College of Engineering Elec 204: Digital Systems Design

Example: Combining Squares y 1 2 4 3 5 6 7 z Example: Let Applying the Minimization Theorem three times: Thus the four terms that form a 2 × 2 square correspond to the term "y". z y x ) , ( F + = z y yz + = y = KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Three-Variable Maps Reduced literal product terms for SOP standard forms correspond to rectangles on K-maps containing cell counts that are powers of 2. Rectangles of 2 cells represent 2 adjacent minterms; of 4 cells represent 4 minterms that form a “pairwise adjacent” ring. Rectangles can contain non-adjacent cells as illustrated by the “pairwise adjacent” ring above. KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Three-Variable Maps Topological warps of 3-variable K-maps that show all adjacencies: Venn Diagram  Cylinder X 4 Y 6 Z 5 7 3 2 1 KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Three-Variable Maps Example Shapes of 2-cell Rectangles: Read off the product terms for the rectangles shown y 1 3 2 5 6 4 7 x z KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Three-Variable Maps Example Shapes of 4-cell Rectangles: Read off the product terms for the rectangles shown y 1 3 2 5 6 4 7 x z KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Three Variable Maps K-Maps can be used to simplify Boolean functions by systematic methods. Terms are selected to cover the “1s”in the map. Example: Simplify z y x + y 1 x z F(x, y, z) = KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Example: F = S(1,2,5,7) KU College of Engineering Elec 204: Digital Systems Design

Three-Variable Map Simplification Use a K-map to find an optimum SOP equation for F = Z’ + X’ Y’ + X Y KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Four Variable Maps KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Four Variable Terms Four variable maps can have rectangles corresponding to: A single 1 = 4 variables, (i.e. Minterm) Two 1s = 3 variables, Four 1s = 2 variables Eight 1s = 1 variable, Sixteen 1s = zero variables (i.e. Constant "1") KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Four-Variable Maps Example Shapes of Rectangles: 8 9 10 11 12 13 14 15 1 3 2 5 6 4 7 X Y Z W KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Four-Variable Maps Example Shapes of Rectangles: Y 8 9 10 11 12 13 14 15 1 3 2 5 6 4 7 X W Z KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Karnaugh-map usage Plot 1s corresponding to minterms of function. Circle largest possible rectangular sets of 1s. # of 1s in set must be power of 2 OK to cross edges Read off product terms, one per circled set. Variable is 1 ==> include variable Variable is 0 ==> include complement of variable Variable is both 0 and 1 ==> variable not included Circled sets and corresponding product terms are called “prime implicants” If a minterm is included in only one prime implicant, then that prime implicant is essential. Minimum number of gates and gate inputs KU College of Engineering Elec 204: Digital Systems Design

Example of Prime Implicants Find ALL Prime Implicants CD ESSENTIAL Prime Implicants C 1 B D A 1 B C D A D B D B C B Minterms covered by single prime implicant BD BD AD B A KU College of Engineering Elec 204: Digital Systems Design

Prime Implicant Practice Find all prime implicants for: Prime implicants are: A, B'C, and B'D' KU College of Engineering Elec 204: Digital Systems Design

KU College of Engineering Elec 204: Digital Systems Design Another Example Find all prime and essential prime implicants for: Hint: There are seven prime implicants! Prime Implicants are AB, B C' D', A' C' D', A' B' D', A' B' C, A' C D, B C D. KU College of Engineering Elec 204: Digital Systems Design

Optimization Algorithm Find all prime implicants. Include all essential prime implicants in the solution Select a minimum cost set of non-essential prime implicants to cover all minterms not yet covered: Obtaining an optimum solution: See Reading Supplement - More on Optimization Obtaining a good simplified solution: Use the Selection Rule KU College of Engineering Elec 204: Digital Systems Design

Prime Implicant Selection Rule Minimize the overlap among prime implicants as much as possible. In particular, in the final solution, make sure that each prime implicant selected includes at least one minterm not included in any other prime implicant selected. KU College of Engineering Elec 204: Digital Systems Design