ELECTRONICS TECHNOLOGY Digital Devices I Karnaugh Maps

Slides:



Advertisements
Similar presentations
Abdullah Said Alkalbani University of Buraimi
Advertisements

Date of Birth Design Problem
A Simple ALU Binary Logic.
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
Truth Tables & Logic Expressions
Truth Tables and Boolean Algebra Benchmark Companies Inc PO Box Aurora CO
Basics Combinational Circuits Sequential Circuits
Digital Logic Design Gate-Level Minimization
Programming Logic Gate Functions in PLCs
Logic Gates & Circuits. AND Gate Input AInput BOutput X AND Logic Gate AND Truth Table X = A. B AND Boolean Expression.
RS Flip Flops Benchmark Companies Inc PO Box Aurora CO
CS1022 Computer Programming & Principles
CS 121 Digital Logic Design
Binary Lesson 3 Hexadecimal. Counting to 15 Base Base Base 16 Base Base Base 16 Two Ten (Hex) Two Ten (Hex)
Binary Lesson 3 Hexadecimal. Counting to 15 Base Base Base 16 Base Base Base 16 Two Ten (Hex) Two Ten (Hex)
Digital Logic & Design Lecture No. 3. Number System Conversion Conversion between binary and octal can be carried out by inspection.  Each octal digit.
Minimization of Circuits
Min terms and logic expression
I NTRODUCTION TO THE K ARNAUGH M AP 1 Alan Clements.
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
Chapter 2: Combinatorial Logic Circuits Illustration Pg. 32 Logic Circuit Diagrams - Circuit Optimization -2,3,4 level maps 48 elements Optimized to 25.
Combinational Digital Circuits. Measurement Our world is an analog world. Measurements that we make of the physical objects around us are never in discrete.
PHY 201 (Blum)1 Karnaugh Maps References: Chapters 4 and 5 in Digital Principles (Tokheim) Chapter 3 in Introduction to Digital Systems (Palmer and Perlman)
1 Fundamentals of Computer Science Propositional Logic (Boolean Algebra)
Digital Logic Chapter 4 Presented by Prof Tim Johnson
1 Digital Logic Design Week 5 Simplifying logic expressions.
Karnaugh Maps References:
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
CS1Q Computer Systems Lecture 7
Karnaugh Mapping Digital Electronics. Karnaugh Mapping or K-Mapping This presentation will demonstrate how to Create and label two, three, & four variable.
Karnaugh Maps (K maps). What are Karnaugh 1 maps?  Karnaugh maps provide an alternative way of simplifying logic circuits.  Instead of using Boolean.
Chapter 3 Special Section Focus on Karnaugh Maps.
Karnaugh Map and Circuit Design.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
Revision Mid 1 Prof. Sin-Min Lee Department of Computer Science.
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
CS 352 Introduction to Logic Design
Dr. Clincy Professor of CS
Boolean Algebra and Combinational Logic
Karnaugh Map Method.
Digital Logic and Design
BASIC & COMBINATIONAL LOGIC CIRCUIT
Digital Logic & Design Dr. Waseem Ikram Lecture 12.
Karnaugh Mapping Karnaugh Mapping Digital Electronics
Karnaugh Maps Topics covered in this presentation: Karnaugh Maps
Karnaugh Mapping Digital Electronics
CSE 370 – Winter 2002 – Logic minimization - 1
ECE 331 – Digital System Design
ECE 331 – Digital System Design
Karnaugh Mapping Karnaugh Mapping Digital Electronics
ECE 331 – Digital System Design
Karnaugh Mapping Digital Electronics
Dr. Clincy Professor of CS
Dr. Clincy Professor of CS
CS Chapter 3 (3A and ) – Part 3 of 5
Dr. Clincy Professor of CS
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Chapter 3 Special Section
Karnaugh Maps (K maps).
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
Computer Architecture
Presentation transcript:

ELECTRONICS TECHNOLOGY Digital Devices I Karnaugh Maps Benchmark Companies Inc PO Box 473768 Aurora CO 80047

Karnaugh Maps Part 1: Introduction Karnaugh maps provide an alternative technique for representing Boolean functions. For example, consider the Karnaugh map for a 2-input AND gate (Figure 1). ab 00 01 11 10 1 Karnaugh map A B Y 1 Figure 1: Karnaugh map for a 2-input AND gate.

Karnaugh Maps Part 1: Introduction The Karnaugh map comprises a box for every line in the truth table ab 00 01 11 10 1 Karnaugh map A B Y 1 Figure 1: Karnaugh map for a 2-input AND gate.

Karnaugh Maps Part 1: Introduction The binary values above the boxes are those associated with the a and b inputs. ab 00 01 11 10 1 Karnaugh map A B Y 1 Figure 1: Karnaugh map for a 2-input AND gate.

Karnaugh Maps Part 1: Introduction Unlike a truth table, in which the input values typically follow a standard binary sequence (00, 01, 10, 11), the Karnaugh map's input values must be ordered such that the values for adjacent columns vary by only a single bit. ab 00 01 11 10 1 Karnaugh map A B Y 1 Figure 1: Karnaugh map for a 2-input AND gate.

Karnaugh Maps Part 1: Introduction For example, 00, 01, 11, and 10. This ordering is known as a gray code, and it is a key factor in the way in which Karnaugh maps work. ab 00 01 11 10 1 Karnaugh map A B Y 1 Figure 1: Karnaugh map for a 2-input AND gate.

Karnaugh Maps Part 1: Introduction The y column in the truth table shows all the 0 and 1 values associated with the gate's output. Similarly, all of the output values could be entered into the Karnaugh map. However, for reasons of clarity, it is common for only a single set of values to be used, typically the 1s. ab 00 01 11 10 1 Karnaugh map A B Y 1 Figure 1: Karnaugh map for a 2-input AND gate.

Karnaugh Maps Part 1: Introduction Similar maps can be constructed for 3-input and 4-input functions (Figure 2). In the case of a 4-input map, the values associated with the c and d inputs must also be ordered as a gray code; that is, ordered in such a way that the values for adjacent rows vary by only a single bit. A B C D 4 input y A B C 3 input y ab cd 00 01 11 10 ab c 00 01 11 10 1 Figure 2: Karnaugh maps for 3-input and 4-input functions

Karnaugh Maps Part 2: Minimization Using Karnaugh Maps B C Y 1 A B C 3 input y Boolean Expression Black Box Diagram Truth Table Karnaugh maps often prove useful in the simplification and minimization of Boolean functions. Consider an example 3-input function represented as a black box with an associated truth table. (Note that the values assigned to the y output in the truth table were selected randomly, and have no significance beyond the purposes of this example.)

Karnaugh Maps Part 2: Minimization Using Karnaugh Maps B C Y 1 A B C 3 input y Boolean Expression Black Box Diagram Truth Table The equation extracted from the truth table in sum-of-products form contains four minterms, one for each of the 1s assigned to the output. Algebraic simplification techniques could be employed to minimize this equation, but this would necessitate every minterm being compared to each of the others which can be somewhat time-consuming.

Karnaugh Maps Part 2: Minimization Using Karnaugh Maps B C Y 1 1 10 11 01 00 c ab 1 10 11 01 00 c ab Boolean Expression Reduced Expression. This is where Karnaugh maps enter the game. The 1s assigned to the map's boxes represent the same minterms as the 1s in the truth table's output column;

Karnaugh Maps Part 2: Minimization Using Karnaugh Maps B C Y 1 1 10 11 01 00 c ab 1 10 11 01 00 c ab Boolean Expression Reduced Expression. However, as the input values associated with each row and column in the map differ by only one bit, any pair of horizontally or vertically adjacent boxes corresponds to minterms that differ by only a single variable. Such pairs of minterms can be grouped together and the variable that differs can be discarded.

Karnaugh Maps Part 2: Minimization Using Karnaugh Maps B C Y 1 1 10 11 01 00 c ab 1 10 11 01 00 c ab Boolean Expression Reduced Expression. In the case of the horizontal group, input a is 0 for both boxes, input c is 1 for both boxes, and input b is 0 for one box and 1 for the other. Thus, for this group, changing the value on b does not affect the value of the output.

Karnaugh Maps Part 2: Minimization Using Karnaugh Maps B C Y 1 1 10 11 01 00 c ab 1 10 11 01 00 c ab Boolean Expression Reduced Expression. This means that b is redundant and can be discarded from the equation representing this group. Similarly, in the case of the vertical group, input a is 1 for both boxes, input b is 0 for both boxes, and input c is 0 for one box and 1 for the other. Thus, for this group, input c is redundant and can be discarded.

Karnaugh Maps Part 3: Grouping Minterms B C Y 1 1 10 11 01 00 c ab A B C 3 input y In the case of a 3-input Karnaugh map, any two horizontally or vertically adjacent minterms, each composed of three variables, can be combined to form a new product term composed of only two variables.

Karnaugh Maps Part 3: Grouping Minterms B C Y 1 1 10 11 01 00 c ab A B C 3 input y Similarly, in the case of a 4-input map, any two adjacent minterms, each composed of four variables, can be combined to form a new product term composed of only three variables. Additionally, the 1s associated with the minterms can be used to form multiple groups. For example, consider a new 3-input function.

Karnaugh Maps Part 3: Grouping Minterms Some example Karnaugh map groupings of four adjacent minterms Groupings can also be formed from four adjacent minterms in which case two redundant variables can be discarded; consider some 4-input Karnaugh map examples.

Karnaugh Maps Part 3: Grouping Minterms Some example Karnaugh map groupings of four adjacent minterms In fact, any group of 2n adjacent minterms can be gathered together, where n is a positive integer. For example, 21 = two minterms, 22 = four minterms, 23 = eight minterms, and so forth.

Karnaugh Maps Part 3: Grouping Minterms Some additional Karnaugh map grouping possibilities. As was noted above, Karnaugh map input values are ordered so that the values associated with adjacent rows and columns differ by only a single bit.

Karnaugh Maps Part 3: Grouping Minterms Some additional Karnaugh map grouping possibilities. One result of this ordering is that the top and bottom rows are also only separated by a single bit; similarly, the left and right columns are only separated by a single bit.

Karnaugh Maps Part 3: Grouping Minterms Some additional Karnaugh map grouping possibilities. It may help to visualize the map rolled into a horizontal cylinder such that the top and bottom edges are touching, or into a vertical cylinder such that the left and right edges are touching. This leads to some additional grouping possibilities.

Karnaugh Maps Part 3: Grouping Minterms Some additional Karnaugh map grouping possibilities. Note especially the last example. Diagonally adjacent minterms generally cannot be used to form a group, however, remembering that the left-right columns and the top-bottom rows are logically adjacent, the four corner minterms can be used to form a single group.

Karnaugh Maps Part 4: Incompletely Specified Functions Karnaugh map for an incompletely specified function. In certain cases a function may be incompletely specified; that is, the output may be undefined for some of the input combinations. If the designer knows that certain input combinations will never occur, then the value assigned to the output for these combinations is irrelevant.

Karnaugh Maps Part 4: Incompletely Specified Functions Karnaugh map for an incompletely specified function. Alternatively, for some input combinations the designer may simply not care about the value on the output. In both cases, the designer can represent the output values associated with the relevant input combinations as question marks in the map (Figure 8).

Karnaugh Maps Part 4: Incompletely Specified Functions Karnaugh map for an incompletely specified function. The ? characters indicate don't care states which can be considered to represent either 0 or 1 values at the designer's discretion. It should be noted that many electronics references use X characters to represent don't care states.

Karnaugh Maps Part 4: Incompletely Specified Functions Karnaugh map for an incompletely specified function. Unfortunately, this may lead to confusion as design tools such as logic simulators use X characters to represent don't know states. Unless otherwise indicated, this book uses ? and X to represent don't care and don't know states respectively.

Karnaugh Maps Part 4: Incompletely Specified Functions Karnaugh map for an incompletely specified function. In certain cases a function may be incompletely specified; that is, the output may be undefined for some of the input combinations. If the designer knows that certain input combinations will never occur, then the value assigned to the output for these combinations is irrelevant.

Karnaugh Maps Part 4: Incompletely Specified Functions Karnaugh map for an incompletely specified function. Alternatively, for some input combinations the designer may simply not care about the value on the output. In both cases, the designer can represent the output values associated with the relevant input combinations as question marks in the map (Figure 8).

Karnaugh Maps Part 4: Incompletely Specified Functions Karnaugh map for an incompletely specified function. The ? characters indicate don't care states which can be considered to represent either 0 or 1 values at the designer's discretion. It should be noted that many electronics references use X characters to represent don't care states.

Karnaugh Maps Part 4: Incompletely Specified Functions Karnaugh map for an incompletely specified function. Unfortunately, this may lead to confusion as design tools such as logic simulators use X characters to represent don't know states. Unless otherwise indicated, this book uses ? and X to represent don't care and don't know states respectively.

Karnaugh Maps Part 5: Populating Maps Using 0s Versus 1s Karnaugh maps populated using 0s versus 1s. When a Karnaugh map is populated using the 1s assigned to the truth table's output, the resulting Boolean expression is extracted from the map in sum-of-products form. As an alternative, the Karnaugh map can be populated using the 0s assigned to the truth table's output. In this case, groupings of 0's are used to generate expressions in product-of-sums format.

Karnaugh Maps Part 5: Populating Maps Using 0s Versus 1s Karnaugh maps populated using 0s versus 1s. Although the sum-of-products and product-of-sums expressions appear to be somewhat different, they do produce identical results. The expressions can be shown to be equivalent using algebraic means, or by constructing truth tables for each expression and comparing the outputs.

Karnaugh Maps Part 5: Populating Maps Using 0s Versus 1s Karnaugh maps populated using 0s versus 1s. Karnaugh maps are most often used to represent 3-input and 4-input functions. It is possible to create similar maps for 5-input and 6-input functions, but these maps can become unwieldy and difficult to use. The Karnaugh technique is generally not considered to have any application for functions with more than six inputs.

End of presentation