The ESA MUSIC Project Design of DSP HW and Analog TX/RX ends Advanced Mobile Satellite Systems & Technologies presentation days ESA/ESTEC – 14-15 November.

Slides:



Advertisements
Similar presentations
Introduction to PIC Microcontrollers
Advertisements

Technical Seminar Tour 2007 LATTICE‘S PROGRAMMABLE LOWCOST SOLUTIONS
0 - 0.
1 IWORID 2002 David San Segundo Bello Design of an interface board for the control and data acquisition of the Medipix2 chip D. San Segundo Bello a,b,
150 E. Arrow Hwy. San Dimas, CA
High Speed Data Acquisition Architectures. Some Basic Architectures Non-Buffered (streaming) FIFO Buffered Multiplexed RAM Ping Pong Multiplexed RAM Dual.
Presenter : Cheng-Ta Wu Kenichiro Anjo, Member, IEEE, Atsushi Okamura, and Masato Motomura IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39,NO. 5, MAY 2004.
Interfacing mixed signal peripherals by protocols of packet type Emil Gueorguiev Saramov Angel Nikolaev Popov Computer Systems Department, Technical University.
The ESA MUSIC Project The ESA MUSIC Project Multi-User & Interference Cancellation - ESA/ESTEC Contract 13095/98/NL/SB Advanced Mobile Satellite Systems.
HINS BPM Overview N. Eddy For Instrumentation Dept.
Figure 3–1 Standard logic symbols for the inverter (ANSI/IEEE Std
The ESA MUSIC Project Breadboard HW Partitioning and ASIC Design Advanced Mobile Satellite Systems & Technologies presentation days ESA./ESTEC –
Test B, 100 Subtraction Facts
Figure 10–1 A 64-cell memory array organized in three different ways.
Chapter 20 This chapter provides a series of applications. There is no daughter cards with the DSK6713 and DSK6416 Part 1: Applications using the PCM3003.
1 JParc-K DAQ System Mircea Bogdan December 9-10, 2006.
Chapter 5 The System Unit.
Thomas L. Floyd Digital Fundamentals, 9e
Toshiba America Electronic Components, Inc. November 2003
Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Altera FLEX 10K technology in Real Time Application.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Analog-to-Digital Converters
Programmable logic and FPGA
Analog-to-Digital Converters Lecture L11.2 Section 11.3.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
A Company Selling Technology and not just a Product.
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Low Cost Radar and Sonar using Open Source Hardware and Software
Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.
Phase-1 Design. i PHC Phase /04/2008 System Overview Clock, JTAG, sync marker and power supply connections Digital output.
Memory Devices on DE2-115 數位電路實驗 TA: 吳柏辰 Author: Trumen.
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Module Interface Board (MIB) Design.
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
SHARC DSPs SHARC is a DSP architecture designed and fabricated by Analog Devices, Inc. As of Spring 2005, they manufacture and sell 22 DSPs based on the.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.
Our Project Next generation communication system for vehicles ▫Simple, real-time visual communication Multi-touch input ▫Driver’s gestures produce an.
THE EMBEDDED SYSTEMDESIGN PROCESS. W HAT IS A PS O C M IXED S IGNAL D EVICE ? P rogrammable S ystem o n C hip PSoC combines: the familiarity of a microcontroller.
Low Power, High-Throughput AD Converters
CSE 171 Lab 11 Digital Voltmeter.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
ZHULANOV Vladimir Budker Institute of Nuclear Physics Novosibirsk, Russia Beijing
Low Power, High-Throughput AD Converters
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER
CORDLESS MOUSE FEATURES BY TV REMOTE USING PIC MICROCONTROLLER
2D-Graphic Accelerator
Chip Config & Drivers – Required Drivers:
ATLAS Pre-Production ROD Status SCT Version
Low Cost Radar and Sonar using Open Source Hardware and Software
Chip Configuration and Drivers – Status Report
Data Aquisition System
An Introduction to FPGA and SOPC Development Board
The Arduino Microcontroller: Atmel AVR Atmega 328
This chapter provides a series of applications.
Memory Devices on DE2-115 Digital Circuit Lab TA: Po-Chen Wu.
CSE 171 Lab 11 Digital Voltmeter.
AVR – ATmega103(ATMEL) Architecture & Summary
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

The ESA MUSIC Project Design of DSP HW and Analog TX/RX ends Advanced Mobile Satellite Systems & Technologies presentation days ESA/ESTEC – November 2000

AMSST Presentation Days – November 2000 Presentation Outline The PROTEO Signal Processing BoardThe PROTEO Signal Processing Board The MUSIC TX/RX Analog Signal Conditioning UnitsThe MUSIC TX/RX Analog Signal Conditioning Units

AMSST Presentation Days – November 2000 The PROTEO Signal Processing Board

AMSST Presentation Days – November 2000 The PROTEO Signal Processing Board

AMSST Presentation Days – November 2000 PROTEO Functional Block Diagram

AMSST Presentation Days – November 2000 PROTEO Board Main Features Summary 12 bit pipelined ADC Converter (BB ADS807) up to 53MHz sampling. 100 Kgates CPLD (Altera Flex EPF10K100A): - clock >100MHz; - usable gates: 90%; - embedded array blocks: 12 (ex. RAM, ROM, FIFO functions); - in-circuit re-configurability via Byte-Blaster or JTAG port. 66 MIPS 16bit DSP (ST18952). On board Memories: - x CPLD: SRAM 256Kx16 & SIMM-like Module for SRAM 1MB or SDRAM 4MB; - x DSP : SRAM 64Kx16, FLASH 4Mx16. Master Clock distribution by Prog. Skew Clock Buffer (Cypress CY7B991): - selectable skew to 18ns (+-12 time units of 1.5ns). Prog. Clock Generator (Cypress ICD2053B) for CPLD only: - clock out : 391KHz-90MHz; - prog. "on the fly" by 2 wire serial interface. 2x 12 bit dual DAC converters (Analog Device AD5323) : - high-speed serial interface control logic (up to 30 MHz).

AMSST Presentation Days – November 2000 PROTEO Clocks Distribution

AMSST Presentation Days – November 2000 MUSIC Breadboard System Overview

AMSST Presentation Days – November 2000 MUSIC TX - System requirements IF Carrier Frequency: 70MHz Max Carrier Frequency Uncertainty: +/-100 Hz TX Output Power Level: -10 to -30 dBm Spurious and Harmonics: <40 dBc In-Band Ripple: <0.1 dB

AMSST Presentation Days – November 2000 The MUSIC TX/RX: Analog IF Front End

AMSST Presentation Days – November 2000 Up-conversion TX board Block Diagram LC Butterworth Low-pass Filter Order: 5 3-dB Bandwidth: 7.5 MHz Active Mixer: Analog Device AD831 LO Drive required (min): -10 dBm P1dB: +10 dBm IP3: +24 dBm SAW Filter: SAWTEK dB Bandwidth: 3.25 MHz Insertion Loss: 7.7 dB In-band ripple: dB Group delay in spec TCXO: Fordahl DFA 36-MS Nom Frequency: MHz Output Load: Sine 0 dBm (50 Ohm) Frequency stability: +/- 1 ppm

AMSST Presentation Days – November 2000 P1dB Measurements P1dB (input): +10 dBm

AMSST Presentation Days – November 2000 Harmonics and in-band ripple Max Outband spurious level: -44 dBc In-band ripple (Pin=0dBm) : 1 dB Isolation LO to Output: -65 dB

AMSST Presentation Days – November 2000 MUSIC RX AGC board Block Diagram error signal VGA: Philips SA5219 Bandwidth: 700 MHz 7 dB Noise Figure Min 0-1V gain control pin SAW Filter: SAWTEK dB Bandwidth: 3.25 MHz Insertion Loss: 7.7 dB In-band ripple: dB Group delay in spec RSSI: Analog Devices AD8307 Dynamic range: 92 dB Slope: 25 mV/dB Op-Amp: TSH31 Op-Amp: TL082 1 pole RC filter

AMSST Presentation Days – November 2000 Control loop IF 70MHz 1V p-p Diff.out Signal +MAI +Noise to MUSIC Receiver Digital Section fIF IF N BALUN B-P Filter 2 RX SECTION TP VGA 1VGA 2 TP Vref - + Amp2 Amp1 BUFFER LOG AMP RSSI Low-Pass filter Loop stability!! Loop error Loop gain Loop Bandwidth

AMSST Presentation Days – November 2000 Loop Bandwidth Loop Bandwidth must be limited in order to avoid input signal modulation. Loop bandwidth fixed: 200 Hz Loop gain: ~20 dB

AMSST Presentation Days – November 2000 HP-ADS Simulation Schematic

AMSST Presentation Days – November 2000 HP-ADS Simulation Input Signal Input Signal Average Power Dynamics: 20 dB Average Fading rate: 20dB/3ms

AMSST Presentation Days – November 2000 HP-ADS Simulation Results 20 dB Input Power Dynamics 1 dB Output Power Dynamics

AMSST Presentation Days – November 2000 Conclusions Implementation of TX and RX boardsImplementation of TX and RX boards Testing and measurements has confirmed simulations resultsTesting and measurements has confirmed simulations results