Modeling The Deposit Thickness Distribution in Copper Electroplating of Semiconductor Wafer Interconnects Eugene Malyshev 1, Uziel Landau 2, and Sergey.

Slides:



Advertisements
Similar presentations
Metrology Roadmap 2003 Update EuropeUlrich Mantz (Infineon) Mauro Vasconi (ST) JapanMasahiko Ikeno (Mitsubishi) Toshihiko Osada (Fujitsu) Akira Okamoto.
Advertisements

Spatially Distributed Experimentation to Understand ALD Process Chemistry Rubloff Research Group Accomplishments.
A Novel Device for Plating Process Diagnostics
Metallization of Submicron Features Case Western Reserve University
© 2014 Synopsys. All rights reserved.1 Wheres my glass slipper? TAU 2014 Nanda Gopal Director R&D, Characterization.
Simulations of ‘Bottom-up’ Fill in Via Plating of Semiconductor Interconnects Uziel Landau 1, Rohan Akolkar 1, Eugene Malyshev 2, and Sergey Chivilikhin.
Modeling of the Current Distribution in Aluminum Anodization Rohan Akolkar and Uziel Landau Department of Chemical Engineering, CWRU, Cleveland OH
Trench Effects in Copper Electroplating Student: Oleg Gurinovich Industry: Novellus Systems Advisor: Dr. Stacy Gleixner John Kelly, Jim Stimmell, Chiu.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Copyright © SoftTree Technologies, Inc. DB Difference Expert.
Furnaces and wet benches Savitha P. TEOS installed – problems stabilizing temperature and pressure Solved with First Nano’s help – Under optimization.
Copyright © 2005, SAS Institute Inc. All rights reserved. Quantifying and Controlling Operational Risk with SAS OpRisk VaR Donald Erdman April 11, 2005.
INTRODUCTION TO EMBEDDED SYSTEMS INTERFACING TO THE FREESCALE 9S12 Power Point Presentation Local Variables and Parameter Passing 8-1.
1 Chemical Engineering Tools for Semiconductor Fabrication David Cohen, PhD AIChE Norcal Symposium April 12, 2005.
Research in IC Packaging Electrical and Physical Perspectives
IMA Workshop on Multiscale Models for Surface Evolution and Reacting Flows June 5-9, 2000 Taking on the Multiscale Challenge Even Small-Scale Victories.
Layer-by-Layer Assembly of Gold Nanoparticles into Monolayers Daniel Witter Chemical Engineering U of A.
Copyright 2014 Open Networking User Group. All Rights Reserved Confidential Not For Distribution Six Steps To A Common Open Networking Ecosystem Common.
“Tomorrow’s Faculty: Trends, Opportunities and Actions” 6th Annual Provost’s Leadership Retreat October 28, :00 – 12:30 Welcome and Lunch 12:30–
Aluminum Nitride (AlN)
Copyright © 2010 Altair Engineering, Inc. All rights reserved.Altair Proprietary and Confidential Information Regeneration – Pro/Engineer.
Wafer Edge Exclusion Kevin Fisher.
When Search Engines Do Search Marketing Search Engine Strategies Conference & Expo August 2006 Todd Sims VP, Marketing.
Copyright & Distance Education Copyright © 2003 by Pearson Education, Inc. All rights reserved.
The “Slow to See” Phenomenon in Infantile Nystagmus Syndrome: Model Prediction and Patient Data L.F. Dell'Osso The Daroff-Dell’Osso Ocular Motility Laboratory.
Gill 1 MAPLD 2005/234 Analysis and Reduction Soft Delay Errors in CMOS Circuits Balkaran Gill, Chris Papachristou, and Francis Wolff Department of Electrical.
University of Michigan Advanced Computer Architecture Lab. 2 CAD Tools for Variation Tolerance David Blaauw and Kaviraj Chopra University of Michigan.
ECE 539 Project Jialin Zhang
Date of download: 11/14/2017 Copyright © ASME. All rights reserved.
© 2016 Global Market Insights, Inc. USA. All Rights Reserved Fuel Cell Market size worth $25.5bn by 2024 Chemical Analyzers Market trends.
Curriculum Analysis Tool
Chemical Engineering for 3rd Graders
SFWP Experts San Francisco Wordpress Developer Agency.
سياسات التوزيع الفصل السادس عشر.
Basics Semiconductors
وحماية البرمجيات وقواعد البيانات
Using CMAQ to Interpolate Among CASTNET Measurements
Enabling Full Profile CMP Metrology and Modeling
Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.
Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.
Chapter 11.
Copyright © 2012, Elsevier Inc. All rights Reserved.
1 2 Minimize Reduce Imagine the Possibilities Provide MOBILE-READY
Chapter 10.
Jianfeng Luo, Prof. David Dornfeld
Copyright © 2014, 2000, 1992 Elsevier Inc. All rights reserved.
Full Profile CMP Metrology
On-Wafer Ion Flux Sensors
Copyright © 2013 Elsevier Inc. All rights reserved.
Samsung Austin Semiconductor
© 2012 Elsevier, Inc. All rights reserved.
FISSION &FUSION New User
NSi Facility Located in the heart of Silicon Valley San Jose, California. NanoSILICON, Inc. was founded in 2010 by John Ayala with Jackie and Lincoln Bejan.
The University of Adelaide, School of Computer Science
Chapter 12.
Chapter 6.
Forms.
FREERIDE: A Framework for Rapid Implementation of Datamining Engines
© 2012 Elsevier, Inc. All rights reserved.
Chapter 01.
Chapter 08.
© 2015 Elsevier, Inc. All rights reserved.
Copyright © 2015 Elsevier Inc. All rights reserved.
Cell Culture Engineering XI
Chapter 29 - Stem Cells and Generation of New Cells in the
Fig. 6 WPS imaging of different chemical components in living cells.
Chapter 15.
Chapter 3.
© 2015 Elsevier, Inc. All rights reserved.
Presentation transcript:

Modeling The Deposit Thickness Distribution in Copper Electroplating of Semiconductor Wafer Interconnects Eugene Malyshev 1, Uziel Landau 2, and Sergey Chivilikhin 1 1 L-Chem, Inc Beachwood, OH and 2 Department of Chemical Engineering, Case Western Reserve University, Cleveland OH AIChE Annual Meeting,San Fransisco, CA.

Analyze the effects of the different process parameters Provide a convenient (for non-expert users) & comprehensive tool for: Cell Design Scale-up Process Optimization Objectives

Deposit- Deposit thickness uniformity (+/- ~3% across the wafer) Minimal edge exclusion (<5 mm) Deposit texture/appearance Good gap-fill Extreme electrical/mechanical/chemical properties Process- Stable Controllable Scalable Issues in Design

Parameters Analyzed Cell Configuration (Dimensions, Edge gap, Shields) Flow (Rotation and Convective Flow) Seed Layer Thickness Electrolyte Composition Acid Concentration (Conductivity) Reactant Concentration (Mass-Transport) Additives (Kinetics/Polarization Curve) Operating Parameters: Current/Voltage

Cell “Generic” configuration DISTRIBUTED FLOW = 4 gpm 10 mm 100 mm ANODE WAFER HOLDER 150 mm 60 rpm GAP Applied Voltage WAFERHOLDER Seed thickness 10 mm GAP Base Case: r = 100 mm, gap =10 mm i = 20 mA/cm2, K= 0.55 S/cm, seed thickness = 1000A rotation = 60 rpm impinging flow = 4 gpm

Flow Map: Modified Design Flow Map: Base Case Rotating Disk vs. Combined Flow Flow effects r/R Delta, cm Base case Modified Levich eqn.

Numerical comparison with analytical model i lim, A/cm 2 Delta, cm Cell-Design Levich eqn. Cell-Design Model system: rotating disk, r = 7 mm, C b = 0.28 mole/L, D = 6.7*10 -6 cm 2 /s

i lim, A/cm 2 Effect of edge-gap Wafer r = 100 mm Simulated gaps: 5 mm, 10 mm, and 15 mm; C b = 0.28 mole/L, D = 6.7*10 -6 ; Impinging flow = 4 gpm 5 mm 50 mm 100 mm 150 mm

DISTRIBUTED FLOW = 4 gpm 10 mm 100 mm ANODE WAFER HOLDER 150 mm GAP Applied Voltage WAFERHOLDER Seed thickness 10 mm GAP Resistive substrate effect i average = 10 mA/cm 2 i average = 40 mA/cm 2 Current, A/cm 2 no seed resistance 500 Å 1000 Å 2000 Å 500 Å 1000 Å 2000 Å Seed thicknesses = 500, 1000 and 2000 Å. i average = 10 and 40 mA/cm 2. Wafer r = 100 mm. Rotation = 60 rpm. Impinging flow = 4 gpm. C b = 0.28 mol/L,  = 0.55 S/cm, D = 6.7*10 —6 cm 2 /s.

Effect of edge-gap DISTRIBUTED FLOW = 4 gpm ANODE WAFER HOLDER 60 rpm Gap i = 20 mA/cm 2 gap = variable seed = 1000 A Deposit, [micron] Deposit, [micron] Deposit, [micron] 150 sec 180 sec 1-3 time steps = 20 sec, 4-7 time steps = 30 sec Gap = 0 mmGap = 10 mmGap = 50 mm

Shield design 60 rpm ANODE WAFER HOLDER 60 rpm DISTRIBUTED FLOW = 4gpm HOLDER DISTRIBUTED FLOW = 4 gpm WAFER ANODE 60 rpm DISTRIBUTED FLOW = 4 gpm HOLDER WAFER DISTRIBUTED FLOW = 4 gpm i, A/cm 2 10% variation

200 mm wafer vs. 300 mm wafer DISTRIBUTED FLOW = 4 gpm 10 mm 100 mm WAFER HOLDER 150 mm 60 rpm GAP DISTRIBUTED FLOW = 9 gpm 10 mm 150 mm Deposit, micron 150 sec 120 sec 90 sec 60 sec 40 sec 20 sec 180 sec 150 sec 120 sec 90 sec 60 sec 40 sec 20 sec 180 sec deposit(r/R=1) / deposit(r/R=0) = deposit(r/R=1) / deposit (r/R=0) = mm wafer 300 mm wafer Seed thickness = 1000 Å. C b = 0.28 mol/L, k = 0.55 S/cm, D = 6.7*10 —6 cm 2 /s. r/R

Electrolyte conductivity (pH) r/R Deposit, [micron] Deposit, [micron] Deposit, [micron] Deposit, [micron] 150 sec 120 sec 90 sec 60 sec 40 sec 20 sec 180 sec 150 sec 120 sec 90 sec 60 sec 40 sec 20 sec 180 sec 150 sec 120 sec 90 sec 60 sec 40 sec 20 sec 180 sec 150 sec 120 sec 90 sec 60 sec 40 sec 20 sec 180 sec  = 0.55 S/cm  = S/cm 300 mm wafer 200 mm wafer i average = 20 mA/cm 2 seed th = 1000 A i average = 20 mA/cm 2 seed th = 1000 A i average = 20 mA/cm 2 seed th = 1000 A i average = 20 mA/cm 2 seed th = 1000 A High (normal) acidity Low acidity

Additives effect Current density, [A/cm 2 ] r/R Pure copper sulfate (0.5 M, pH = 2, no additives ) With additives * * - Plating from copper sulfate in the presence of 70 ppm Cl -, 50 ppm SPS and 200 ppm Polyethylene glycol [‘PEG’] - (molecular weight = 4000 )

Conclusions The effects of the various process parameters have been simulated The simulated results are in general agreement with observations. Some Specifics: A proper shield design at the wafer edge significantly enhances uniformity Electrode rotation has a larger effect than the convective flow (in the practiced range) Wafer plating (macroscopic scale) does not typically operate under mass transport control The edge-gap has a major effect on the flow and the current density near the wafer edge The resistive seed effect is noticed mostly at higher current densities (~40 mA/cm 2 ) Scaling to 300 mm enhances the non-uniformity effects, unless compensating measures are taken,.