Department of Electronics Advanced Information Storage 13 Atsufumi Hirohata 16:00 14/November/2013 Thursday (V 120)

Slides:



Advertisements
Similar presentations
Principles & Applications
Advertisements

Advanced Information Storage 15
Department of Electronics Advanced Information Storage 16 Atsufumi Hirohata 16:00 28/November/2013 Thursday (V 120)
Department of Electronics Advanced Information Storage 12 Atsufumi Hirohata 17:00 11/November/2013 Monday (AEW 105)
Chapter 5 Internal Memory
Computer Organization and Architecture
Computer Organization and Architecture
ECE 301 – Digital Electronics Memory (Lecture #21)
Computer Organization and Architecture
Chapter 5 Internal Memory
Memory Key component of a computer system is its memory system to store programs and data. ITCS 3181 Logic and Computer Systems 2014 B. Wilkinson Slides12.ppt.
Memory and Storage - Sheetal Gosrani. Overview Memory Hierarchy RAM Memory Chip Organization ROM Flash Memory.
1 The 8051 Microcontroller and Embedded Systems CHAPTER INTERFACING TO EXTERNAL MEMORY.
Clint Johnston.  Ram = Random-access Memory.  Data storage. Picture of some Ram.
12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.
Physical Memory By Gregory Marshall. MEMORY HIERARCHY.
Memory Hierarchy.
Faculty of Information Technology Department of Computer Science Computer Organization and Assembly Language Chapter 5 Internal Memory.
 Memory Memory  Types of Memory Types of Memory  Memory Representation Memory Representation  Random Access Memory Random Access Memory  Read Only.
Memory and Programmable Logic
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
Memory Technology and Interfacing. Stored Program Model Memory Output Input CPU Stored-program computer model.
Memory /27/081ECE Lecture 13 Memory 2.
Chapter 8 Memory Interface
Computer Architecture CST 250 MEMORY ARCHITECTURE Prepared by:Omar Hirzallah.
Internal Memory.
CIM101 : Introduction to computer Lecture 3 Memory.
Memory characteristics Ideal Access time (minimum). Nonvolatile. Stored data can be modified. Minimum space (very dense). Minimum current drain (power.
1 Memory Design EE 208 – Logic Design Chapter 7 Sohaib Majzoub.
Microprocessor Fundamentals Week 3 Mount Druitt College of TAFE Dept. Electrical Engineering 2007.
Primary Storage Primary storage is the storage that is directly available to the CPU. It is also known as: Main Memory Main Memory Direct Access Storage.
Computer Architecture Lecture 24 Fasih ur Rehman.
Microprocessor Fundamentals Week 3 Mount Druitt College of TAFE Dept. Electrical Engineering 2008.
UNIT V Programmable Devices. RAM A RAM constitutes the internal memory of the CPU for storing data, program and program result. It is read/write memory.
Components of Computer. Memory Unit Most important part of the computer Used to store data and instructions that are currently in use Main memory consists.
MEMORY BYTES. MEMORY BYTES MEMORY MEMORY OUR Internal External.
Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 7th Edition
MEMORY.
Internal Memory.
Module IV Memory Organization.
Principles & Applications
William Stallings Computer Organization and Architecture 7th Edition
Electronics Technology
William Stallings Computer Organization and Architecture 8th Edition
Information Storage and Spintronics 13
Subject Name: Embedded system Design Subject Code: 10EC74
Information Storage and Spintronics 10
Module IV Memory Organization.
William Stallings Computer Organization and Architecture 7th Edition
William Stallings Computer Organization and Architecture 8th Edition
Information Storage and Spintronics 11
Computer Memory BY- Dinesh Lohiya.
TOPIC : Memory Classification
Introduction to Computing Chapter 0
MICROPROCESSOR MEMORY ORGANIZATION
Chapter 4 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition
Semiconductor memories are classified in different ways. A distinction is made between read-only (ROM) and read-write (RWM) memories. The contents RWMs.
Computer Memory.
Information Storage and Spintronics 11
Presentation transcript:

Department of Electronics Advanced Information Storage 13 Atsufumi Hirohata 16:00 14/November/2013 Thursday (V 120)

Quick Review over the Last Lecture DRAM : Data stored in a capacitor.  Electric charge needs to be refreshed.  DRAM requires large power consumption. Read-out operation of 1C1T : 1 V + ΔV = 2 V 2 V = 1 V + ΔV 3.6 V ON “1”-data : 1 V – ΔV = 0 V 0 V = 1 V – ΔV 3.6 V ON “0”-data : * * Refresh operation of 1C1T :

13 Static Random Access Memory Volatile memory developmement 6T-SRAM architecture Read / write operation 1T-SRAM Various ROMs

Memory Types * Rewritable Read only Read majority (Writable) Volatile Non-volatile Dynamic Static DRAM SRAM MRAM FeRAM PRAM PROM Mask ROM Flash EPROM

Manchester Automatic Digital Machine In 1949, Frederic C. Williams and Tom Kilburn developed Manchester Mark 1 : * ** One of the earliest stored-programme computers

Williams-Kilburn Tube Cathode-ray tube to store data : * Utilise a minor change of electron charges at a fluorescent screen when an electron hit it.

Delay Line Memory In 1947, John P. Eckart invented a mercury delay line memory : * Utilise an ultrasonic wave generated by a transducer to store a data.

Selectron Tube In 1953, Jan A. Rajchman (RCA) invented a selectron tube : * ** An array of cathode-ray tubes is used to store data electrostatically.

Static Random Access Memory (SRAM) * Static random access memory (SRAM) : No need to dynamically refresh data.  Even so, the data is lost once the power is off. Flip flop is used to store data.  Low power consumption

6T-SRAM Read Operation A standard SRAM cell : *

6T-SRAM Write Operation Write operation : *

1T-SRAM Pseudo SRAM developed by MoSys : * < 1/3 area < 1/2 power consumption Easy to be embeded Simple interface Similar to SRAM performance Lower latency as compared with DRAM High fidelity (< 1 FIT / Mbit, FIT : failure in time of 10 9 hours) By comparing with the conventional 6T-SRAM, **

Advantages of 1T-SRAM Comparison between 1T-SRAM, embedded SRAM (eSRAM) and 6T-SRAM : *

Mask ROM Read-only memory made by a photo-mask : * Cheap Simple structure Ideal for integration ×Initial mask fabrication cost ×Lead time for mask fabrication ×No design change without mask replacement

Programmable ROM (PROM) PROM bipolar cell : *

PROM Architecture PROM architecture : *

Erasable PROM UV-light can erase stored data : * *

Electrically EPROM (EEPROM) In 1978, George Perlegos (Intel) developed electrical erasing mechanism : * Similar to flash memory Individual bits are erasable. Rewritable by simply writing a new data Rewritability > 100k times ×Small capacity (~ a few 10 bytes) ×More complicated architecture as compared with flash memory ×Higher cost for fabrication as compared with flash memory

EEPROM Usages EEPROM is used in various applications : *

Connections between the Components Connections between CPU, in/outputs and storages : *