1 2 nd AMICSA Workshop – 1 & 2 September 2008 Linearity Performances Measurement of a Low Power 14-bit A / D Converter, tested in Representative Conditions.

Slides:



Advertisements
Similar presentations
Digital Components Introduction Gate Characteristics Logic Families
Advertisements

10/10/ * Introduction * Network Evolution * Why Gi-Fi is used * Bluetooth & Wi-Fi * Architecture of Gi-Fi * Features / Advantages * Applications.
Analog to Digital Conversion (ADC)
Analog-to-Digital Converter (ADC) And
EE435 Final Project: 9-Bit SAR ADC
Analog to Digital Conversion of Sound Adam White.
Analog to Digital Conversion. Introduction  An analog-to-digital converter (ADC, A/D, or A to D) is a device that converts continuous signals to discrete.
DIGITALLY ASSISTED ANALOG CIRCUITS PRESENTATION By Sohaib Saadat Afridi MS (EE) SEECS NUST 1.
PRESENTATION#1. Introduction Motivation Key Research Labs Future Goals Applications Published Research Conclusion.
Lecture 9: D/A and A/D Converters
CHAPTER 5 Discrete Sampling and Analysis of Time-Varying Signals Analog recording systems, which can record signals continuously in time, digital data-acquisition.
Sampling and quantization Seminary 2. Problem 2.1 Typical errors in reconstruction: Leaking and aliasing We have a transmission system with f s =8 kHz.
RF Front End/ADC-DAC Device Technology Reliability (New) Description: we propose to study and characterize state-of-the-art high-speed ADCs and DACs for.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Quantization Prof. Siripong Potisuk.
1 Fully Digital HF Radios Phil Harman VK6APH Dayton Hamvention – 17 th May 2008.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 26.1 Data Acquisition and Conversion  Introduction  Sampling  Signal Reconstruction.
Analog-to-Digital Converters Prepared by: Mohammed Al-Ghamdi, Mohammed Al-Alawi,
JF 12/04111 BSC Data Acquisition and Control Data Representation Computers use base 2, instead of base 10: Internally, information is represented by binary.
Why prefer CMOS over CCD? CMOS detector is radiation resistant Fast switching cycle Low power dissipation Light weight with high device density Issues:
Introduction to Analog-to-Digital Converters
SiLC Front-End Electronics LPNHE Paris March 15 th 2004.
Perceived video quality measurement Muhammad Saqib Ilyas CS 584 Spring 2005.
Data Acquisition. Data Acquisition System Analog Signal Signal Conditioner ADC Digital Processing Communication.
 Principles of Digital Audio. Analog Audio  3 Characteristics of analog audio signals: 1. Continuous signal – single repetitive waveform 2. Infinite.
MDIA 308 Digital technologies. Converting analog to digital ADC – analog to digital conversion An analog voltage is converted in binary code Binary =
ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan
FASEP Presents What is the difference between PSD and CCD sensor technology?
Lecture 1 Introduction to Electronics Rabie A. Ramadan
L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.
CSE 598A Project Proposal James Yockey
DCDS for roundtable Paul Jorden 10 Oct 2013 Scientific Detector Workshop, Florence e2vMatthew Bastable and others RAL Matthew Clapp and others.
DESIGN OF LOW POWER CURRENT-MODE FLASH ADC
1 Successive Approximation Analog-to- Digital Conversion at Video Rates 指導教授 :汪輝明 學 生:陳柏宏.
MULTIMEDIA INPUT / OUTPUT TECHNOLOGIES
Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.
V. Rouillard  Introduction to measurement and statistical analysis DIGITAL SAMPLING - DIGITISATION Digital sampling is mainly used in data acquisition.
SIGNAL INGEST IN UNCOMPROMISING, LINEAR VIDEO ARCHIVING: PITFALLS, LOOPHOLES AND SOLUTIONS Franz Pavuza Phonogrammarchiv Vienna.
Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14
1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode.
1 st AMICSA Workshop – 2 & 3 October Evaluation of a 12 bits Video Processor for Space Application J.-Y. Seyler, F. Malou, G. Villalon ( CNES, Toulouse.
Why Data Conversion? Real world is analog Mostly, communication and computation is digital Need a component to convert analog signals to digital (ADC)
STMicroelectronics « Trends in high speed, low power Analog to Digital converters »  Laurent Dugoujon  Data-Converters Design Mgr.
AMICSA DUTH/SRL GK Methodologies for designing radiation hardened Analog to digital converters for space applications. DUTH/SRL George Kottaras, E.T. SarrisNick,
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
Pipelined ADC We propose two variants: low power and reliability optimized A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov.
Analog to Digital Converters
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
Fundamentals of Audio Production. Chapter 3 1 Fundamentals of Audio Production Chapter Three: Digital Audio.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
Pulse Code Modulation (PCM) Analog voice data must be translated into a series of binary digits before they can be transmitted. With Pulse Code Modulation.
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
A high speed 10 to 12 bits pipe line ADC, design proposal for ECAL
What is the difference between PSD and CCD sensor technology?
MECH 373 Instrumentation and Measurements
ALICE INDUSTRIAL AWARD for its collaboration to the ALTRO Chip
CluTim Algorithm for Drift Chambers Readout Electronics
R&D activity dedicated to the VFE of the Si-W Ecal
Calorimeter Upgrade Meeting
Signal conditioning.
Ultra-Low-Voltage UWB Baseband Processor
EUDET – LPC- Clermont VFE Electronics
Turning photons into bits in the cold
COMS 161 Introduction to Computing
Presentation transcript:

1 2 nd AMICSA Workshop – 1 & 2 September 2008 Linearity Performances Measurement of a Low Power 14-bit A / D Converter, tested in Representative Conditions of CCD Space Applications J.Y Seyler, F. Malou, A. Penquer – CNES France L. Dugoujon, C. Prugne - STMicroelectronics

2 2 nd AMICSA Workshop – 1 & 2 September 2008 Presentation Plan :  Introduction  The TSA1401 ADC & RHF1401 ( Hi Rel version )  Generalities  Motivation Aspects  Hi Rel Version  Accuracy of the Linearity Measurements Method  Measurements Method  Bench Description  Measurement Accuracy  Measurement Results  Conclusions & Perspective

3 2 nd AMICSA Workshop – 1 & 2 September 2008 Introduction : Particular Constraints of the Video Signal for ADC : –Perturbations during the conversion ( Reset Peak for CCD ) –Very different amplitudes for 2 consecutive samples ( obscurity followed by highly illuminated pixels ) –Linearity Performance of the A/D Converters = Major issue for space missions –Environment Hardness, Low Power Consumption –…–… The “ COTS ” ( “ Components Off The Shelve ” ) ADC announce today : –High performances, –Low Power consumption.  Our purpose : –Consider directly A/D converters available “ Off the Shelve ” –Evaluate these devices in test conditions representatives of CCD applications. –An additional space qualification work is to be paid for environment hardness insurance.

4 2 nd AMICSA Workshop – 1 & 2 September 2008 TSA1401 ADC and the HIREL one (1/3) :  Generalities about the TSA1401 : 14-bit, up to 30Msps sampling frequency ADC developed by STMicroelectronics using deep submicron CMOS technology combining high performances with very low power consumption.  Pipeline structure with digital error correction  Excellent static linearity and dynamic performances.  Dissipates 85 20Msps ( down to 10 Msps ).  = 5 times less power consuming than usual space ADC.

5 2 nd AMICSA Workshop – 1 & 2 September 2008 TSA1401 ADC and the HIREL one (2/3) : Motivation Aspects and reason for characterizing the TSA1401 : –Lowest known power consumption ( similar Speed & Resolution ADCs ) –Linearity performances announcement = very good : I.N.L. p/p <= 4 LSB DNL p/p <= 1.2 LSB. –SEL immune up to LET de 55 MeV/mg.cm² ( CNES tests ) –Also available in Space Grade from STM : “ RHF1401” with Space Evaluation :  ESCC specifications ( with CNES funding ),  QML-V Certification for US Qualification in progress. Nota : Results presented are from commercial grade version.

6 2 nd AMICSA Workshop – 1 & 2 September 2008 RHF bit ADC (1/2) :  Wide sampling range : 1.5Msps to 30Msps  20Msps  Input range : 2Vpp differential  90dB Fs = 20Msps, Fin = 5MHz  2.5V / 3.3V compatible digital I/O  Internal / External V-ref  Rad-hard : 300 kRad(Si) TID  Failure immune ( SEFI ) and Latchup immune ( SEL ) up to 120 MeV-cm²/mg at 2.7V and 125°C  QML-V, smd bit ADC Hermetic SO-14

7 2 nd AMICSA Workshop – 1 & 2 September 2008 RHF bit ADC (2/2) : Hirel Version, RHF1401 :  Proposed in a Ceramic SO-48 package.  Complete Evaluation Test program is carried out to demonstrate the high reliability of this ADC for Space Applications :  Including mechanical and thermal tests, endurance tests and a Construction Analysis.  Radiation Tests under Heavy Ions ( susceptibility to Single Event Effects )  and under Co60 dose  Rad-Hard product up to 300 kRad ( Si ).  First Radiation Tests : no Single Event Latch-up under heavy ions and no parameter deviations up to 1 MRad ( Si ) Total Dose.  Hi-Rel version of the ADC will be fully qualified before end 2008 : –Electrical Characterization –Screening + Life-Test 3000 h –Construction Analysis made at CNES –TID Tests : OK up to 150krads –Intended to be introduced into EPPL

8 2 nd AMICSA Workshop – 1 & 2 September 2008 Accuracy of the linearity measurements method : Measurements Method Bench Description Measurement Accuracy

9 2 nd AMICSA Workshop – 1 & 2 September 2008 Linearity Measurement Method :  Histogram generated with “ Analogue Stimulus Generator ” : 16-bit resolution Analogue Voltage to the ADC. Ramp Function excitation ( sweeps full-scale range a given number of times with the same occurrence probability at each voltage step )  Because : “ Traditional Sine wave excitation” is too far from real CCD signal.  D.N.L. and I.N.L. can be extracted from the sampled histogram, if we note : (1) (2) (3)

10 2 nd AMICSA Workshop – 1 & 2 September 2008 Analogue Signal Generated : Figure 1 : “ Quasi-Static ” Test Mode Figure 2 : “ Perturbated ” Test Mode Figure 3 : “ Alternated ” Test Mode Generation of 3 types of signals :  “ Quasi-Static ” Test Mode ( Light Intensity linear variations ) : –The signal is a ramp function –Each step of the ramp is sampled.  “ Perturbated ” Test Mode : –The signal is a ramp function with periodic perturbation levels. –Perturbation levels are not sampled.  “ Alternated ” Test Mode ( Consecutive sampling of a Dark pixel and Illuminated pixel) : –Ramp function with periodic perturbation levels. –Perturbation levels are sampled.

11 2 nd AMICSA Workshop – 1 & 2 September 2008 Bench Description : The Test Bench, in CNES, is composed of 4 parts : Analog Stimulus Generator ( Analog Card with FPGA, 16-bit D/A Converter, Differential Amplifier, … ) “ A/D Under Test ” mounted on a dedicated card. Power Supplies, Clock Generator to drive the ASG and the A/D Card Dedicated Software ( Clock Generators, Data Acquisition from A/D ) A/D card Stimulus Generator

12 2 nd AMICSA Workshop – 1 & 2 September 2008 Measurement Accuracy : DNL Measurement Accuracy can be computed knowing : ADC DNL ( ASG is supposed to have ideal linearity ), Number of ramps, ADC bit-resolution, Total analog noise ( ASG + ADC noises )  2 forms of measurement error : Systematic error ( because ASG has only discrete values ) Random error ( = Standard Deviation ) Systematic Error versus Noise : Measured with 0.05 LSB simulated ADC DNL. Total analog noise is measured to be 2.5 LSB_rms  Systematic error totally canceled ! DNL Random Error : ADC with theoretical null NLD on all codes obtained by simulation for different ramp numbers

13 2 nd AMICSA Workshop – 1 & 2 September 2008 Measurement Results

14 2 nd AMICSA Workshop – 1 & 2 September 2008 Measurement Results (1/2) : 1°)  TSA1401 : excellent Linearity Performances ( Quasi-Static 10 Msps ) : Test Mode Sampling Frequency Peak-to-Peak DNL Peak-to-Peak INL Quasi-Static1.25 Msps0.3 LSB3.5 LSB Quasi-Static10 Msps0.5 LSB4.1 LSB Perturbated10 Msps0.7 LSB5.3 LSB Alternated10 Msps1.3 LSB11 LSB 2°)  TSA1401 Measurements : Very good results in other Test Modes Decline observed in the case of Alternated 10Msps … DNL INL

15 2 nd AMICSA Workshop – 1 & 2 September 2008 Measurement Results (2/2) : In “ Alternated 10Msps ” : INL = 11 LSB p/p -> 2 x higher  But still compatible with the most space missions required performances Linearity Performances 10Msps : Perturbated Alternated Mode.

16 2 nd AMICSA Workshop – 1 & 2 September 2008 Conclusions and Perspective : –…

17 2 nd AMICSA Workshop – 1 & 2 September 2008 Conclusions and Perspective : CNES Test Bench allows measurements of Linearity Performances of 14-bit resolution ADC with a very good accuracy. Measured in representative conditions of CCD applications. Preliminary Linearity measurements on TSA1401  High Level Performances.  More devices have to be tested to confirm these results : RHF1401 to be several Temp. & Vdd conditions since few differences with TSA1401 ( # Package ).  The TSA1401 is confirmed to provide a valuable candidate as a 14-Bit 20Msps A/D Converter for demanding CCD space applications : Very Low Power Consumption, Excellent Linearity performance in Space CCD Application Conditions.  RHF1401 Hi-Rel version expected to provide similar excellence with full ESCC ( CNES funding) and QML-V space qualification before end 2008.

18 2 nd AMICSA Workshop – 1 & 2 September 2008 Thanks for your Attention … … and The Restaurant