FUZZY SEQUENTIAL CIRCUIT DESIGN -A RESEARCH PROJECT OF WEST BENGAL UNIVERSITY OF TECHNOLOGY -SABYASACHI CHAKRABORTY -SR.LECTUERER(IT/CSE) -ICFAI UNIVERSITY-SIKKIM.

Slides:



Advertisements
Similar presentations
Registers Computer Organization I 1 September 2009 © McQuain, Feng & Ribbens A clock is a free-running signal with a cycle time. A clock may.
Advertisements

Q R Flip Flops ATS 電子部製作 S Q For a NOR gate, the output would be logic 1 only when both the inputs are 0 : AB F A B F.
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.
التصميم المنطقي Second Course
Give qualifications of instructors: DAP
CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.
1 Lecture 20 Sequential Circuits: Latches. 2 Overview °Circuits require memory to store intermediate data °Sequential circuits use a periodic signal to.
Logical Circuit Design Week 11: Sequential Logic Circuits Mentor Hamiti, MSc Office ,
Computing Machinery Chapter 5: Sequential Circuits.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
Sequential Circuits and Finite State Machines Prof. Sin-Min Lee
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
Basic Register A register is a sequential component that can store multiple bits.
CSCE 211: Digital Logic Design
Sequential logic and systems
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
In a not gate, if the input is on(1) the output is off (0) and vice versa.
Components used in the the Project J-K Flip Flop Switch Power Alternator 7-Segment Display Coded Decimal (BCD) Display.
Quiz # 2 Chapters 4, 5, & 6.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
OCR GCSE Computing © Hodder Education 2013 Slide 1 OCR GCSE Computing Chapter 2: Binary Logic.
Rabie A. Ramadan Lecture 3
CPS120: Introduction to Computer Science
1 Boolean Algebra & Logic Gates. 2 Objectives Understand the relationship between Boolean logic and digital computer circuits. Learn how to design simple.
What is an And Gate? It is a digital circuit that produce logical operations The logical operations are call Boolean logical Boolean operation consist.
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 9: Digital Electronics – Sequential Logic by Muhazam Mustapha, November 2011.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits II.
ITEC 352 Lecture 9 Flip Flops. Flip flops Review Questions? HW #2 posted, due next Friday at 10PM Floating point numbers.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
THE IMPORTANCE OF DISCRETE MATHEMATICS IN COMPUTER TECHNOLOGY.
Lecture 7: Sequential Networks CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer Science and Engineering.
Sequential Logic Computer Organization II 1 © McQuain A clock is a free-running signal with a cycle time. A clock may be either high or.
CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.
Logic Design (CE1111 ) Lecture 6 (Chapter 6) Registers &Counters Prepared by Dr. Lamiaa Elshenawy 1.
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Appendix C Basics of Logic Design. Appendix C — Logic Basic — 2 Logic Design Basics §4.2 Logic Design Conventions Objective: To understand how to build.
1 Lecture #15 EGR 277 – Digital Logic Reading Assignment: Chapter 5 in Digital Design, 3 rd Edition by Mano Example: (Problem 5-17 from Digital Design,
CSE 140 Lecture 8 Sequential Networks
Dr.Ahmed Bayoumi Dr.Shady Elmashad
Lecture 6: Universal Gates
Learning Outcome By the end of this chapter, students are expected to refresh their knowledge on sequential logic related to HDL.
FIGURE 5.1 Block diagram of sequential circuit
DESIGN OF SEQUENTIAL CIRCUITS
Overview Introduction Logic Gates Flip Flops Registers Counters
Overview Introduction Logic Gates Flip Flops Registers Counters
Flip Flop.
Agenda – 2/12/18 Questions? Readings: CSI 4, P
Lecture Part A Combinational Logic Design & Flip Flop
Lecture 6: Universal Gates
CSE 370 – Winter Sequential Logic - 1
Logic Gates.
Lecture 6: Universal Gates
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
Combinational Circuits
Synchronous Sequential Logic
Chapter 4 Gates and Circuits.
CS 140 Lecture 6: Other Types of Gates
Synchronous sequential
Synchronous Sequential
Reference: Moris Mano 4th Edition Chapter 5
Outline Registers Counters 5/11/2019.
Chapter 5 Sequential Circuits.
Digital Logic Design Basics Combinational Circuits Sequential Circuits.
Digital Electronics and Logic Circuit
CMPE212 Discussion 11/21/2014 Patrick Sykes
COMPUTER ORGANIZATION
Presentation transcript:

FUZZY SEQUENTIAL CIRCUIT DESIGN -A RESEARCH PROJECT OF WEST BENGAL UNIVERSITY OF TECHNOLOGY -SABYASACHI CHAKRABORTY -SR.LECTUERER(IT/CSE) -ICFAI UNIVERSITY-SIKKIM

BASIC CONCEPT OF FUZZY LOGIC INTEGRAL COMPONENT OF ARTIFICIAL INTELLIGENCE BREAKS THE BOOLEAN ALGEBRAIC CONVENSION BASED ON BINARY VALUES AND BROADENS IT’S SCOPE. INCREAS SCALABILITY INCORPORATES INTELLIGENCE INTO THE COMPUTER SYSTEM.

BASIC FEATURES OF SEQUENTIAL CIRCUIS PROCESSING AND STORING.OUT PUT RE-USED IN THE NEXT PERIOD CONSTITUTE A MAJOR COMPONENT OF PROCESSOR REGISTERS

OBJECTIVE BREAKS THE CONTRAINTS OF BOOLEAN BASED COMPUTATION AND INCREASES THE NUMBER OF INPUT COMBINATIONS FOR A BETTER AND LARGER SET OF OUTPUTS. THE CIRCUIT WILL TEND TO PROCESS UNSTRUCTURED/INDEFINITE USER INPUTS TO PREPARE A SET OF OUTPUTS THOSE WILL PREPERFECTLY REPRESENT THE SITUATION.

THE DESIGN METHODOLOGY DERIVATION OF FUZZY EXPRESSIONS TO REPRESENT INPUT OUTPUT RELATIONS. RE-MODELLING OF GATE LEVEL DESIGNS AND CONVERTING THE BOOLEAN EXPRESSIONS INTO FUZZY EXPRESSIONS. KEEPING THE NECESSARY COMPONETS OF BOOLEAN SYSTEM INTACT TO REPRESENT ACCURACY.

A BASIC COMPONENT OF SEQUENTIAL CIRCUIT (J-K FLIP FLOP) THE CONVENTIONAL INPUT OUTPUT RELATION BASED ON BOOLEAN PRINCIPLE: J K Q(T+1) 0 0 Q(T) {Q(T)} C Reset Type: Q(T+1)= J.{Q(T)} C + {K} C Q(T) Set Type: Q(T+1)= J+{Q(T)}. {(K) C +Q(T) C }

FUZZY BASED MODELLING OF INPUT- OUTPUT RELATIONS (FEW SAMPLE RESULTS OF THE RESEARCH)

Case 1 :If J=K Subcase-i: J=0,K=0 Q(t+1)=Q(t) – No Change, regardless of Q(t). Subcase-ii: J<.5 and K<.5 If Q(t)<J then Q(t+1)=J Otherwise If Q(t)>=J and Q(t)<= ⌐J then Q(t+1)=Q(t) – (No Change) Otherwise Q(t+1)= ⌐J. Subcase-iii. J=.5, K=.5 Q(t+1)=.5 regardless of Q(t). Subcase-iv. J>.5, K>.5 If Q(t) < ⌐J then Q(t+1)= J Otherwise If Q(t)>J then Q(t+1)= ⌐J Otherwise Q(t+1)= Q(t+1)= ⌐Q(t) (Toggle) Subcase-v. J=1,K=1 Q(t+1)= ⌐Q(t) (Toggle) Case -2: J ≠ K and J=⌐K Subcase i: J>K If Q(t) (- (0,1) then Q(t+1) = J Otherwise If Q(t)>=.5 then Q(t+1) = Q(t) (No change) Otherwise Q(t+1)= ⌐Q(t) (Toggle) Subcase ii: J < K Q(t+1) =J

COMPARATIVE RESULTS CONVENSIONAL BOOLEAN BASED SYSTEM 2 INPUTS=> 2 2 =4 OUTPUTS, 2 EQUATIONS FUZZY BASED SYSTEM 2 INPUTS=> 2 11 =2048 OUTPUTS, 13 EQUATIONS

CONCLUSION Fuzzy based sequential circuit will accept and capable to process indefinite and partial type inputs. The circuit will be capable to yield a much larger range of output representing all sorts of possible conditional outcomes. The circuit will completely support decision tree and neural network algorithms embedded into it by programs. Facilitates high performance and intelligent processing.

THANK YOU