EE 5323 Project 16 Bit Sklansky Adder Phase 2 Report

Slides:

Advertisements

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Advertisements

COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Logic Gate Delay Modeling -1 Bishnu Prasad Das Research Scholar CEDT, IISc, Bangalore

Topics Electrical properties of static combinational gates:

The scale of IC design Small-scale integrated, SSI: gate number usually less than 10 in a IC. Medium-scale integrated, MSI: gate number ~10-100, can operate.

ECE 3130 – Digital Electronics and Design

Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)

EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 Digital Integrated Circuits A Design Perspective Arithmetic Circuits Jan M. Rabaey Anantha.

EE141 Adder Circuits S. Sundar Kumar Iyer.

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Group M3 Jacob Thomas Nick Marwaha Craig LeVan Darren Shultz Project Manager: Zachary Menegakis April 11, 2005 MILESTONE 12 Final LVS & Simulation DSP.

Optimal Layout of CMOS Functional Arrays ECE665- Computer Algorithms Optimal Layout of CMOS Functional Arrays T akao Uehara William M. VanCleemput Presented.

IMPLEMENTATION OF µ - PROCESSOR DATA PATH

Introduction to CMOS VLSI Design Lecture 11: Adders

Project 2: Cadence Help Fall 2005 EE 141 Ke Lu. Design Phase Estimate delay using stage effort. Example: 8 bit ripple adder driving a final load of 16.

Combinational MOS Logic Circuit

Lecture #25 Timing issues

1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.

Lecture 5 – Power Prof. Luke Theogarajan

Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.

1 8 Bit ALU EE 166 Design Project San Jose State University Roger Flores Brian Silva Chris Tran Harizo Yawary Advisor: Dr. Parent May 2006.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 6 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Dynamic Power: Device Sizing Vishwani.

Digital Integrated Circuits A Design Perspective

Fall 2008EE VLSI Design I - © Kia Bazargan 1 EE 5323 – VLSI Design I Kia Bazargan University of Minnesota Adders.

CMOS VLSI For Computer Engineering Lecture 4 – Logical Effort Prof. Luke Theogarajan parts adapted form Harris – and Rabaey-

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Lec 17 : ADDERS ece407/507.

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

Power Saving at Architectural Level Xiao Xing March 7, 2005.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.

Arithmetic Building Blocks

EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 Digital Integrated Circuits A Design Perspective Arithmetic Circuits Reference: Digital Integrated.

Complementary CMOS Logic Style Construction (cont.) Digital Integrated Circuits© Prentice Hall 1995 Introduction.

Complementary CMOS Logic Style Construction (cont.)

SRAM DESIGN PROJECT PHASE 2 Nirav Desai VLSI DESIGN 2: Prof. Kia Bazargan Dept. of ECE College of Science and Engineering University of Minnesota,

Notices You have 18 more days to complete your final project!

Adiabatic Logic as Low-Power Design Technique Presented by: Muaayad Al-Mosawy Presented to: Dr. Maitham Shams Mar. 02, 2005.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

EE141 © Digital Integrated Circuits 2nd Arithmetic Circuits 1 Digital Integrated Circuits A Design Perspective Arithmetic Circuits Jan M. Rabaey Anantha.

© Digital Integrated Circuits 2nd Inverter EE5900 Advanced Algorithms for Robust VLSI CAD The Inverter Dr. Shiyan Hu Office: EERC 731 Adapted.

EE 5323 Project 16 Bit Sklansky Adder Phase 1 Report Yuan Xu

EE141 © Digital Integrated Circuits 2nd Inverter 1 Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje.

Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder.

Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.

1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]

EE466: VLSI Design Lecture 13: Adders

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.

Logical Effort of Higher Valency Adders David Harris Harvey Mudd College November 2004.

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.

Seok-jae, Lee VLSI Signal Processing Lab. Korea University

EE415 VLSI Design. Read 4.1, 4.2 COMBINATIONAL LOGIC.

EE141 Project: 32x32 SRAM Abhinav Gupta, Glen Wong Optimization goals: Balance between area and performance Minimize area without sacrificing performance.

EE115C – Spring 2010 Digital Electronic Circuits Final Project Presentation.

EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003 Rev /05/2003.

ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

Written by Whitney J. Wadlow

Topic: N-Bit parallel and Serial adder

CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (

GATE DIFFUSION INPUT: A low power digital circuit design

EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003.

Digital Block Design & Layout Logic gate (3INPUT NAND GATE) 구자연.

1 EE 382M VLSI 1 EE 360R Computer-Aided Integrated Circuit Design Lab 1 Demo Fall 2011 Whitney J. Wadlow.

CMOS OUTLINE » Fan-out » Propagation delay » CMOS power consumption.

Digital Integrated Circuits A Design Perspective

EE115C – Winter 2009 Digital Electronic Circuits

Presentation transcript:

EE 5323 Project 16 Bit Sklansky Adder Phase 2 Report Yuan Xu 4139225 xuxxx488@umn.edu

Contents Summary Design Optimization & Changes Waveforms of test cases Schematic & Layout maximum operating frequency VS. VDD Power consumption at the maximum operating frequency VS. VDD Netlist DRC,LVS results

Summary The goal of this project is to realize 16bit Sklansky adder by using static CMOS devices. Sklansky adder belongs to tree adder family. The difference between Sklansky adder and other tree adders is prefix network. Compare to other tree adders, Sklansky adder has minimum logic levels, wiring tracks, but maxinum fanout. Also, it has largest delay at the same condition.

Summary Structure of 16 bit Sklansky Adder (Black square is dot operator Grey square is empty dot operator White triangle is buffer)

Reference List D.Harris, “ A Taxonomy of Parallel Prefix Networks, Signals ”, Systems and Computers, 2003. Conference Record of the Thirty-Seventh Asilomar Conference on, 2, 2213-2217 Vol.2,2003 J. Sklansky, “Conditional-sum addition logic,” IRE Trans. Electronic Computers, vol. EC-9, pp. 226-231, June 1960. J M. Rabaey, A. Chandrakasan, B. Nikolic, “ Digital Integrated Circuits-A Design Perspective (Second Edition)”, Prentice Hall, 2003 Wu,S.D.,Chun-Chi Tsai, Yang,M, “A VLSI Layout Legalization Technique Based on a Graph Fixing Algorithm”, VLSI Design, Automation and Test, 2006 International Symposium on, 2006, 1-4 Mason, J.S.B.; , "Layout tecbmques for mixed-signal VLSI design," Systems on a Chip (Ref. No. 1999/133), IEE Colloquium on , vol., no., pp.8/1-8/11, 1999

Design Optimization and changes Sizing the gate to minimum size (90nm) reduces power By using bubble shifting, we save totally 28 inverters, and 4 inverters on the critical path Adding the buffer can effectively reduce delay. Setting stage=1, fanout=4 Minimizing each block to reduce area Combining VDDs of different devices to reduce area

Design Optimization and changes Combining Nwell and Pwell of different devices to simplify the layout Using fewer metal layers (2 layers) to reduce complexity and capacitance Changes: Fixing some flaws (body not connected to ground) in schematic

Waveforms of test cases Worst case: For Sklansky adder, the worst case happens when inputs are 7FFF+0001. Since G will propagate from A_0 to S_15 which is the critical path.

Waveforms of test cases from layout Worst case 7FFF+0001 A_0-A_15 B_0-B_15 Cout,S_0-S_15,

Waveforms of test cases from layout Delay from A_0 to S_15 is 8.946E-10S

Waveforms of test cases from layout FFFF+0002 A_0-A_15 B_0-B_15 Cout,S_0-S_15,

Waveforms of test cases from layout Other cases(1111 0000, 0011 0045, 11FF EDAB, 9782 1234, AABB 5432, 1543 78AB, FFFF FFEE, 1AB2 F182, 1BCD 2525,2312+4567,1278+AC00,FFFF+FFFF,4444+7777, 1894+2636,CC53+D126 A_0-A_15 B_0-B_15 Cout,S_0-S_15

Final schematic of adder

Final Layout Area: 37.4 μm×11.8μm

Maximum operating frequency for different VDD! from layout

Power consumption at the maximum operating frequency at different VDD

Circuit netlist from layout and modified runtestadder16b_xxx Circuit netlist from layout and modified runtestadder16b_xxx.sp See attached files Netlist name is : new_16_bit_adder Sizing NMOS: L=50nm, W=90nm PMOS: L=50nm, W=135nm Temperature: 25°C

DRC Pass

LVS Pass