Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems,

Slides:



Advertisements
Similar presentations
TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST
Advertisements

Chapter 14 Communications Introduction
Computer Networks TCP/IP Protocol Suite.
1 UNIT I (Contd..) High-Speed LANs. 2 Introduction Fast Ethernet and Gigabit Ethernet Fast Ethernet and Gigabit Ethernet Fibre Channel Fibre Channel High-speed.
CHEP 2000 Padova Stefano Veneziano 1 The Read-Out Crate in the ATLAS DAQ/EF prototype -1 The Read-Out Crate model The Read-Out Buffer The ROBin ROB performance.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 4 Computing Platforms.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing.
1 Chapter 40 - Physiology and Pathophysiology of Diuretic Action Copyright © 2013 Elsevier Inc. All rights reserved.
Business Transaction Management Software for Application Coordination 1 Business Processes and Coordination.
0 - 0.
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
SUBTRACTING INTEGERS 1. CHANGE THE SUBTRACTION SIGN TO ADDITION
MULT. INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
Addition Facts
1 Learning Touchmath *Graphics taken from
Telecommunications & Networking
VME Bus Vinay Shet.
Bus arbitration Processor and DMA controllers both need to initiate data transfers on the bus and access main memory. The device that is allowed to initiate.
1 Dynamic Interconnection Networks Buses CEG 4131 Computer Architecture III Miodrag Bolic.
Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Bus Architecture.
1 Networks for Multi-core Chip A Controversial View Shekhar Borkar Intel Corp.
6-April 06 by Nathan Chien. PCI System Block Diagram.
Bus Design.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 35 – Buses.
Chapter 7: System Buses Dr Mohamed Menacer Taibah University
IT253: Computer Organization
Bus structures Unit objectives:
Unit Subtitle: Bus Structures Excerpted from 1.
Digital Computer Fundamentals
Computer Organization, Bus Structure
Microprocessor Architecture Pipelined Architecture
The IP Revolution. Page 2 The IP Revolution IP Revolution Why now? The 3 Pillars of the IP Revolution How IP changes everything.
1 Operating Systems Input/Output Management. 2 What is the I/O System A collection of devices that different sub- systems of a computer use to communicate.
Introduction to Network
SCSI Concepts and Configuration. 2 SCSI Transmission Methods SCSI Buses and Termination SCSI Data Path Sizes and Bus Speed SCSI Cables, Connectors.
© 2007 Cisco Systems, Inc. All rights reserved.Cisco Public 1 Version 4.0 Planning and Cabling Networks Network Fundamentals – Chapter 10.
Computer Maintenance Unit Subtitle: CPUs Copyright © Texas Education Agency, All rights reserved.1.
DE2-115 Control Panel - Part I
DAQmx下多點(Multi-channels)訊號量測
© 2009 EMC Corporation. All rights reserved. Direct Attached Storage and Introduction to SCSI Module 2.1.
The Truly Interactive Whiteboard Slinger Elementary School 1 Setting up the SMART Board.
Chapter 7: Intranet LAN Design
Addition 1’s to 20.
25 seconds left…...
Gursharan Singh Tatla PIN DIAGRAM OF 8086 Gursharan Singh Tatla Gursharan Singh Tatla
Week 1.
Connecting LANs, Backbone Networks, and Virtual LANs
Interfacing to the Analog World
1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.
Chapter 13 Shift Registers
Nokia 30 technical specification
1 © 2004, Cisco Systems, Inc. All rights reserved. CCNA 2 v3.1 Module 1 WANs and Routers.
Local Asynchronous Communications. Bit-wise data transmission Data transmission requires: Encoding bits as energy Transmitting energy through medium Decoding.
Asis AdvancedTCA Class What is a Backplane? A backplane is an electronic circuit board Sometimes called PCB (Printed Circuit Board) containing circuitry.
Computer Organization CSC 405 Bus Structure. System Bus Functions and Features A bus is a common pathway across which data can travel within a computer.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
Figure 1-2 Inside the computer case
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
VPX Cover Overview and Update “VPX, Open VPX, and VPX REDI ” are trademarks of VITA.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
Link Layer Review CS244A Winter 2008 March 7, 2008 Ben Nham.
Interrupts, Buses Chapter 6.2.5, Introduction to Interrupts Interrupts are a mechanism by which other modules (e.g. I/O) may interrupt normal.
System Bus.
1 Chapter Overview Modems The Internet and Web Browsers.
“With 1 MB RAM, we had a memory capacity which will NEVER be fully utilized” - Bill Gates.
Chapter 6 Input/Output Organization
I/O BUSES.
Software Radio Solutions BAE Systems and Pentek
Presentation transcript:

Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems, Inc.

2 FPDP and RACEway Similarities: High speed interfaces Capable of 160 MB/sec data transfers Deliver 32-bit word transfers Operation independent of the VMEbus Adopted as industry standards by VITA Differences: Everything else!

3 What is FPDP? Front Panel Data Port (FPDP) is a high speed synchronous bus Adopted as an industry standard - ANSI/VITA ( Delivers 32-bit word transfers between VME boards at up to 160MB/sec Operation is completely independent of the VMEbus Communication is through front panel 80- pin connectors via ribbon cable

4 FPDP Features High Speed Data Transfer - up to 160 MB/sec Depending on Clock Signal Used Ports can be Configured to Transmit or Receive Data under Software Control No Address or Arbitration Cycles; Data Rates Fully Defined by Clock Frequency Connects Multiple Boards in the Same VMEbus Chassis, or Between Multiple Chassis Allows Integration w/ Other Vendors Boards

5 FPDP Connection VME Rack - Front View

6 FPDP Data Transfers Master device generates a free-running clock (TTL or PECL). Pentek products support both, default to PECL. Clock frequency defines the maximum transfer rate - 80 MB/sec for TTL or 160 MB/sec for PECL Interface is configured as transmitter or receiver using software control Data can be sent in either framed or unframed form. Pentek products support transfer of unframed data

7 Pentek FPDP Models

8 New FPDP Technology: FPDP II Increased Bandwidth using Double- Edged Clocking Data Transfer Rates more than Doubled: 400 MB/sec using 50 MHz Clock Backwards Compatible Can use TTL Clock up to 20 MHz, or PECL Clock up to 50 MHz Can Switch between Double and Single- Edged Clock Settings Uses same 80-Pin Ribbon Cable and Connector as Current FPDP

9 What is RACEway? High speed synchronous backplane fabric Adopted as an industry standard - ANSI/VITA ( Delivers 32-bit word transfers between VME boards at up to 160MB/sec Operation is completely independent of the VMEbus RACEway Interlink Modules (ILKs) connect VME boards to the RACEway backplane fabric - bridge up to 16 slots

10 RACEway Features High Speed Data Transfer -160MB/sec, 1280 MB/sec aggregate (ILK16) Simultaneous Data Transfers Unique Crossbar Switch Technology User Selectable Priority Control Adaptive Routing: Automatic Selection of Alternate Path when First Not Available Broadcast to Multiple Slaves with a Single Data Transfer Allows Integration w/Other Vendor’s Boards

11 RACEway Crossbar Switch FE C D B A Uses six independent 32-bit bi-directional ports for data routing Can perform up to three simultaneous transfers of 160 MB/sec each Each port controls arbitration, direction, priority, & handshaking Each port can transmit data to any other port on the switch, or can broadcast to all five at aggregate rate of 800 MB/sec

12 RACEway RACE Series Interlink Modules ILK1 ILK4 ILK8 ILK16 ILK12 RACEway RACE Series Interlink Modules Mate with VME Backplane P2 Connector Available in sizes bridging 4,8,12 or 16 VMEbus slots Can be combined to bridge 20 slots ILK1 adds 1-2 slots to configuration

13 ILK Connection VME Rack - Rear View

14 Available ILK Modules ILK4 Bridges four VMEbus slots Contains one crossbar switch Capable of two simultaneous transfers ILK8 Bridges eight slots Six crossbar switches Capable of four simultaneous transfers

15 Available ILK Modules ILK12 Bridges twelve slots Six crossbar switches Capable of Six simultaneous transfers ILK16 Bridges 16 slots Six crossbar switches 8 simultaneous transfers

16 Pentek RACEway Models

17 New RACEway Technology: RACE++ Number of Crossbar Ports in each switch increased to eight Faster Data Transfer Rates: 267 MB/sec; 1GB/sec Aggregate Increased Broadcast Bandwidth: 1.8 GB/sec Adaptive Routing Capability Expanded: Now between crossbar switch ports as well as boards Increased System Processor Scalability: >4000 processors Backwards Compatible Clock Speed settable to 66 MHz or 40 MHz 5-Row or 3-Row Connector Available

18 Sample Applications FPDP RACEway

19 Summary of Advantages Flexible Data Routing Between up to 16 Boards Data Transfer Rate determined by Clock Speed FPDPRACEway Interface between Multiple VME Chassis Relatively Simple and Inexpensive Many FPDP Compatible Models Available Cable-Free Simultaneous Data Transfers Broadcast to Multiple Slave Destinations Can Set Data Transfer Priority

20 FPDP and RACEway FPDP: ANSI/VITA RACEway: ANSI/VITA