Istituto Nazionale di Fisica Nucleare Sezione di Padova Sede: Dipartimento di Fisica Galileo Galilei Via Marzolo 8, 35131 Padova - Italy Daniele Corti.

Slides:

Advertisements

Similar presentations

STREGA C1:Cryogenic Last Stage Suspension (10 MIN) Task -C1: thermal conduction investigation of final stage suspension; This part of the suspension system.

Advertisements

1 CHEP 2000, Roberto Barbera The ALICE Inner Tracking System Off-line Software CHEP 2000, (

Multiplying monomials & binomials You will have 20 seconds to answer the following 15 questions. There will be a chime signaling when the questions change.

LHC CMS Detector Upgrade Project US CMS Trigger Upgrade Introduction to Cost & Schedule Wesley Smith, U. Wisconsin Fermilab Directors Review 16 July 2013.

02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.

Melting Probe IWF-EXP/ÖAW GRAZ Size: 40 x 40 x 195 mm Mass w/o electronics Calculated: 450g Measured: 350g, 3m tether Main Components Cable.

1 Service panels run from detector end to end of support tube X-section through service panels 3-D view of panels PP0 region. All services break here Patch.

Advanced Implantation Detector Array (AIDA): Update & Issues Tom Davinson School of Physics & Astronomy The University of Edinburgh presented by Tom Davinson.

British Library document Supply Service. 2 Building the future service Live November 2011 £6m project over 2 years Replace ALL of the current technology.

José C. Da Silva OFF DETECTOR WORSHOP, April 7, 2005, Lisboa SLB and DCC commissioning for 904.

Flavio Dal Corso - INFN Padova1 OPERA coll. meeting - Hamburg 3 July 2004 RPC & XPC Electronics Status Front End Boards (FEBs) Controllers HV system Crates.

Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.

Electronics II Lab. Two Weeks. power connections Solderless Prototyping Board jacks for power connections.

Timed Traffic Light PCB Josh Angell June 1, 2011 IME 458.

Printed Circuit Board Design

Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.

Eunil Won Harvard University April 11, 2003 for ZPD FDR 1 ZPD Prototype Tests and DAQ Implementation Introduction Prototype Tests - Electrical Signals.

Daniel Miller Joe Quesada Justine Lazo

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

The printed circuit board (PCB) design

31st July 2008AIDA FEE Report1 AIDA Front end electronics Report July 2008 Progress Virtex5 FPGA choice Milestones for prototype delivery.

Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.

Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.

Patrick Coleman-Smith CCLRC Daresbury 1 AGATA Digitiser Summary February 2005 Patrick J. Coleman-Smith For the Digitiser Technical Group  I.Lazarus Daresbury.

CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 1 Developments and Planning towards 1 m 3 Technological DHCAL Prototype Didier.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

TMDB delay and production plan Augusto. TMDB Prototype Status The prototype boards almost fully assembled should be delivered this week ( May 5 th ) First.

Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.

AGATA Pre-processing team report AGATA Week, July 2008.

Scrolling LED Project Michael Turovskiy IME 458 Dr. Jianbiao Pan 6/5/2013.

AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August

Update on UT cooling specifications and status of activities LHCb CO2 cooling meeting 31/8/2015 Simone Coelli For the Milano UT group INFN Milano 1 Istituto.

12th May 2008AIDA FEE Report1 AIDA Front end electronics Report May 2008 Progress Data compression Plan for prototype delivery.

Tariq J. Solaija, NCP Forward RPC EDR, Tariq Solaija Forward RPC EDR The Standard RPC for low  regions Tariq J. Solaija National Centre for.

15 October 2013 CHANTI Status Report F. Ambrosino, T. Capussela, D. Di Filippo, P. Massarotti, M. Mirra, M. Napolitano, L. Roscilli, G. Saracino Università.

1 HO Upgrade: QC and Production Preparation in India Shashi Dugad India-CMS Meeting, BARC 30 July 2010.

Model 2537A Training Course Detailed Instrument Description Rev: Nov

FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixtures FEE64 commissioning A few of the remaining tasks 16th July 2009.

1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.

Meeting LePix Bologna dicembre 2010 D Pantano DAQ boards status DAQ BOX sistems: DAQ BOX sistems: 2 DAQ BOX at CERN 2 DAQ BOX at CERN In Padova all is.

Tracker meeting – July, 2006 TBS – TPSFE FM/FS tests Lucio Accardo, INFN Perugia.

March 2005, USCMS Trigger video meetingD. Acosta1 Revised Schedule for SP Pre-Production Continued testing of first two pre-production boards over next.

Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.

J1 J3 J2 FF0FF1FF2FF3FF4FF5 DM DD System ACE DC  DC The Cartoon Guide to the ZPD.

FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.

March 25, FVTX Monthly/Quarterly Report June, 2009 Technical Status, Cost & Schedule Melynda Brooks, LANL.

9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.

The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.

CCB to OH Interface M.Matveev Rice University February 22,

Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.

FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.

Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.

DTL prototype summary and production sequence F.Grespan LNL _06_22 CDR.

S. Smith LCLS Facility Advisory October 12, Beam Position Monitors Facility Advisory Committee October 12, 2006.

PADME Front-End Electronics

A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’

INSIDE in-beam PET system assembly and test at INFN Torino

Daniel Miller Joe Quesada Justine Lazo

TEL62 project update Franco Spinella Elena Pedreschi INFN-Pisa.

Analog FE circuitry simulation

Design of the 64-channel ASIC: status

AM system Status & Racks/crates issues

News about the WA104 Programme

T1 Electronic status Conclusions Electronics Cards:

The ELENA BPM System. Status and Plans.

HB RM prototype component status

WARNINGS Side Description COMPONENTS SIDE (TOP) EXPRESSIONS BOARD 1/2

Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007

FEE Electronics progress

Presentation transcript:

Istituto Nazionale di Fisica Nucleare Sezione di Padova Sede: Dipartimento di Fisica Galileo Galilei Via Marzolo 8, Padova - Italy Daniele Corti miniP board progress report Magic general meeting Udine june 2012

Istituto Nazionale di Fisica Nucleare Sezione di Padova Sede: Dipartimento di Fisica Galileo Galilei Via Marzolo 8, Padova - Italy Daniele Corti – june 2012 Main people involved in miniP project. Corti Daniele (1) Dazzi Francesco (1) Paoletti Riccardo (2) (1) INFN Padova, (2) INFN - Pisa

Daniele Corti A new PCB project called miniP started in 2010 in Pisa. This board is the sussessor of the PULSer And Recorder board The first schematic and layout draft, done by Riccardo Paoletti miniP vs PULSAR is more compact and can manage isochronous signals from connected mezzanine Works done in U board 6U board

Daniele Corti The first prototype called miniP board V1.0 realized by Daniele Corti and Francesco Dazzi. Three boards mounted, one used for BGA soldering tests. Found little connections bugs and power supply noise during the functionality tests Works done in 2011

Daniele Corti Details of the prototype board V1.0 front panel Works done in 2011

Daniele Corti miniP in top & bottom view features Works done in 2011

Daniele Corti miniP V1.0 board under test (F.Dazzi) Works done in 2011

Daniele Corti Realized a new version miniP V2.0 to remedy at the problems found in previous one. Revised the power supply stage, with the possibility to use: -Switching LGA low noise stabilizer LTM4608 -Switching P.S. modules PTR Linear stabilizer TPS75933 Works done in 2011/12 7.5A 10A 8A

Daniele Corti 2012 Work in progress in Padua Three new PCB are available and ready to be assembled

Daniele Corti 2012 Work in progress in Padua -Order for components and assembling has been done -All pieces will be delivered at the end of june -Immediately the company will assemble the three boards -At the end of july the boards should be ready to be tested -Basic test software has to be develop to test all functions (Pepe, Miguel, Riccardo … ? something was been already done) CONCLUSIONS

Daniele Corti 2012 Work in progress in Padua Costs analisys for 3 pcs: -Electronic components 3000 euro -PCB(1000 fixed cost + 600/pcs) 2900 euro -Components assembling (700 fixed cost + 600/pcs) 2600 euro SUBTOTAL8500 euro TOTAL+VAT (rounded) euro Estimated costs example for 10pcs euro (delivery in three month) ADDITIONAL INFO