Datorteknik MainMemory bild 1 Memory The programmer’s model.text,.data –user program (instruction memory) and data area.ktext,.kdata –kernel program and.

Slides:



Advertisements
Similar presentations
1 Control Unit SC 15 I Memory PC OPR q0 q7 AC t0 t1 t2 FGO t3
Advertisements

Processor Register Set of M16C
Adders Used to perform addition, subtraction, multiplication, and division (sometimes) Half-adder adds rightmost (least significant) bit Full-adder.
Feichter_DPG-SYKL03_Bild-01. Feichter_DPG-SYKL03_Bild-02.
Processes and Operating Systems
Copyright © 2013 Elsevier Inc. All rights reserved.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 CPUs.
0 - 0.
Year 6 mental test 10 second questions
CPU Structure and Function
I/O InterfaceCS510 Computer ArchitecturesLecture Lecture 17 I/O Interfaces and I/O Busses.
Processor Data Path and Control Diana Palsetia UPenn
Computer Architecture
Computer Science Education
Mr. Gursharan Singh Tatla
The Fetch – Execute Cycle
Microprocessor Architecture Pipelined Architecture
Gabriel Honoré 1. What is it? A collection of software emulators –A software emulator is a computer program that imitates an electronic device or another.
B1011 Machine Code ENGR xD52 Eric VanWyk Fall 2012.
A Timely Question. Most modern operating systems pre-emptively schedule programs. If you are simultaneously running two programs A and B, the O/S will.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Project 5: Virtual Memory
SD1020 Number of Members :3 Vidura Manu Wijayasekara Ridhima Agarwal Bhaskar Kumar Advisor : Dr. Sudarshan Srinivasan.
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 10 – Introduction to MIPS Procedures I If cars broadcast their speeds to.
Name Convolutional codes Tomashevich Victor. Name- 2 - Introduction Convolutional codes map information to code bits sequentially by convolving a sequence.
CS Spring 2014 Prelim 2 Review
10/1/2014 Memory and I/O subsystem Reference: Introduction to Digital System by Ercegovac, Lang & Moreno, Wiley Publisher.
Factor P 16 8(8-5ab) 4(d² + 4) 3rs(2r – s) 15cd(1 + 2cd) 8(4a² + 3b²)
1..
© 2012 National Heart Foundation of Australia. Slide 2.
Understanding Generalist Practice, 5e, Kirst-Ashman/Hull
Addition 1’s to 20.
Datorteknik OperatingSystem bild 1 the Operating System (OS)
Datorteknik TopologicalSort bild 1 To verify the structure Easy to hook together combinationals and flip-flops Harder to make it do what you want.
Datorteknik VirtualMemory bild 1 Virtual Memory User memory model so far: Separate Instruction and Data memory In reality they share the same memory space.
Gursharan Singh Tatla PIN DIAGRAM OF 8086 Gursharan Singh Tatla Gursharan Singh Tatla
Datorteknik IntegerAddSub bild 1 Integer arithmetic Depends what you mean by "integer" Assume at 3-bit string. –Then we define zero = 000 one = 001 Use.
Execution Cycle. Outline (Brief) Review of MIPS Microarchitecture Execution Cycle Pipelining Big vs. Little Endian-ness CPU Execution Time 1 IF ID EX.
©Brooks/Cole, 2001 Chapter 12 Derived Types-- Enumerated, Structure and Union.
Bottoms Up Factoring. Start with the X-box 3-9 Product Sum
PSSA Preparation.
CS/COE1541: Introduction to Computer Architecture Datapath and Control Review Sangyeun Cho Computer Science Department University of Pittsburgh.
Datorteknik TopologicalSort bild 1 To verify the structure Easy to hook together combinationals and flip-flops Harder to make it do what you want.
Datorteknik DelayedBranch bild 1 Delayed Branch All problems solved? NO, what will happen if b loop add $4 $6 $1... loop sub.
Datorteknik OperatingSystem bild 1 the Operating System (OS)
MIPS Assembly Tutorial
Datorteknik DataHazard bild 1 Data Hazards 0x30 sub $6 $0 $1 0x34 add $7 $6 $
Input and Output CS 215 Lecture #20.
Datorteknik DatapathControl bild 1 Designing a Single Cycle Datapath & Datapath Control.
Datorteknik IOControl bild 1 Input/Output Interface Address bus Data bus Control bus fffffffc Addr DE...Mem 1 Keyboard address decoder Mem n address decoder.
CSCE 212 Quiz 9 – 3/30/11 1.What is the clock cycle time based on for single-cycle and for pipelining? 2.What two actions can be done to resolve data hazards?
VAX. Agenda VAX and its History VAX ISA VAX Virtual Address Microcode.
B. Ramamurthy.  12 stage pipeline  At peak speed, the processor can request both an instruction and a data word on every clock.  We cannot afford pipeline.
CSE431 L06 Basic MIPS Pipelining.1Irwin, PSU, 2005 MIPS Pipeline Datapath Modifications  What do we need to add/modify in our MIPS datapath? l State registers.
Lecture 11 Virtual Memory
Memory The programmer’s model .text, .data .ktext, .kdata
CS2100 Computer Organization
Virtual Memory User memory model so far:
CSCI206 - Computer Organization & Programming
Memory The programmer’s model .text, .data .ktext, .kdata
the Operating System (OS)
Extensions to the Multicycle CPU
Single Clock Datapath With Control
Principles of Computers 16th Lecture
CS/COE0447 Computer Organization & Assembly Language
Paging Lecture November 2018.
CSCI206 - Computer Organization & Programming
MIPS I/O and Interrupt.
MIPS Assembly.
Presentation transcript:

Datorteknik MainMemory bild 1 Memory The programmer’s model.text,.data –user program (instruction memory) and data area.ktext,.kdata –kernel program and data area The computer’s model instruction memory –user space 0-7fffffff, kernel space ffffffff data memory –user space 0-7fffffff, kernel space ffffffff

Datorteknik MainMemory bild 2 How can we tell User/Kernel apart? By looking at the address! PC[31] –0, User program –1, Kernel program data addr [31] –0, User data –1, Kernel data ?xxx x…...

Datorteknik MainMemory bild 3 Address Decoding So far; Instruction decoding Now address decoding PC 32 PC[31] TAP BOX [31]

Datorteknik MainMemory bild 4 CPU model How to detect a kernel instruction CP0 MIPS PIPELINE Instruction Memory 32 [31] kinst instruction address

Datorteknik MainMemory bild 5 CPU model How to detect kernel data access CP0 MIPS PIPELINE 32 kdata data mem address Instruction Memory [31]

Datorteknik MainMemory bild 6 Address Mapping CP0 MIPS PIPELINE 32 data mem address Address bus Data bus 32 data 8/16/32 bits

Datorteknik MainMemory bild 7 Address Mapping CP0 MIPS PIPELINE Address bus Data bus Control bus Control signals r/w, 8, 16, 32 bits

Datorteknik MainMemory bild 8 Address Mapping Address bus Data bus Control bus 00……0... 0fff…..f 10……0... 1fff…..f n0……0... nfff…..f …. Mem 1Mem 2Mem n

Datorteknik MainMemory bild 9 Enable and REDUCED address Address 0-7fffffff [27:0] points out the REDUCED address in mem 1 mem 1 Enable

Datorteknik MainMemory bild 10 lw $t0 0($t1), $t1=0…0 Address bus Data bus Control bus 00……0... 0fff…..f address decoder read, word data word read=(ADDR[31..28]=0000) and CTRL[READ] word=CTRL[WORD]

Datorteknik MainMemory bild 11 lw $t0 0($t1), $t1=0…0 Address bus Data bus Control bus 00……0... 0fff…..f address decoder read, word data word CTRL[stall]=0 Until data ready

Datorteknik MainMemory bild 12 sb $t0 0($t1), $t1=0…0 Address bus Data bus Control bus write, byte data word write=(ADDR[31..28]=0000) and CTRL[WRITE] byte=CTRL[BYTE] address decoder 00……0... 0fff…..f

Datorteknik MainMemory bild 13 sw $t0 0($t1), $t1=0…1 Address bus Data bus Control bus 32 CTRL[ALIGNMENT]=(ADDR[31..28]=0000) and (ADDR[0] or ADDR[1]) Alignment Error!!! address decoder