Lab 2: Finite State Machines CS 3410 Spring 2015.

Slides:

Advertisements

Similar presentations

ENGIN112 L23: Finite State Machine Design Procedure October 27, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 23 Finite State Machine.

Advertisements

Introduction to Sequential Circuits

ALU Design CS3410.

Lecture 8 Sequential Logic Prof. Sin-Min Lee Department of Computer Science.

State-machine structure (Mealy)

Prof. Kavita Bala and Prof. Hakim Weatherspoon CS 3410, Spring 2014 Computer Science Cornell University See P&H Appendix B.7. B.8, B.10, B.11.

State & Finite State Machines Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University See P&H Appendix C.7. C.8, C.10, C.11.

Analysis of Clocked Sequential Circuits

TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.

COE 202: Digital Logic Design Sequential Circuits Part 3

State and Finite State Machines

Prof. Hakim Weatherspoon CS 3410, Spring 2015 Computer Science Cornell University See P&H Appendix B.7. B.8, B.10, B.11.

CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.

Sequential Design Part II. Output A(t+1) =D A = AX + BX B(t+1) =D B = AX Y = AX + BX.

Digital Alarm System Experiment 9. Experiment 8: What You May Have Missed Continued use of structural modelingContinued use of structural modeling VHDL.

CS 151 Digital Systems Design Lecture 25 State Reduction and Assignment.

Kevin Walsh CS 3410, Spring 2010 Computer Science Cornell University State & Finite State Machines See: P&H Appendix C.7. C.8, C.10, C.11.

ECE 331 – Digital System Design

Basic Register A register is a sequential component that can store multiple bits.

Give qualifications of instructors: DAP

CS 140L Lecture 7 Professor CK Cheng 11/12/02. Transformation between Mealy and Moore Machines Algorithm: 1) For each NS, z = S i, j create a state S.

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

ENGIN112 L25: State Reduction and Assignment October 31, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 25 State Reduction and Assignment.

ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)

Synchronous Circuit Design (Class 10.1 – 10/30/2012) CSE 2441 – Introduction to Digital Logic Fall 2012 Instructor – Bill Carroll, Professor of CSE.

Introduction to Sequential Logic Design Finite State-Machine Design.

ECE 3130 – Digital Electronics and Design Lab 6 State Machines Fall 2012 Allan Guan.

Module : FSM Topic : types of FSM. Two types of FSM The instant of transition from the present to the next can be completely controlled by a clock; additionally,

DLD Lecture 26 Finite State Machine Design Procedure.

EEL-3705 TPS QUIZZES Chapters 6,7,8. Quiz 1 Quiz Design a FSM which implements the state equations given below.

Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.

Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.

1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.

CEC 220 Digital Circuit Design Mealy and Moore State Machines Friday, March 27 CEC 220 Digital Circuit Design Slide 1 of 16.

A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

Introduction to Sequential Logic Design Finite State-Machine Analysis.

Interrupt, again! Lin Zhong ELEC424, Fall 2010.

Logic Design (CE1111 ) Lecture 6 (Chapter 6) Registers &Counters Prepared by Dr. Lamiaa Elshenawy 1.

Govt. Engineering College- Gandhinagar. It is all about……  STATE MACHINE.

Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.

Lecture 4. Sequential Logic #2

Introduction to Sequential Logic Design

Sequential logic design principles

Introduction to Advanced Digital Design (14 Marks)

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

ECE 301 – Digital Electronics

Malik Najmus Siraj Digital Logic Design Malik Najmus Siraj

FINITE STATE MACHINES (FSMs)

Digital Logic & Design Dr. Waseem Ikram Lecture 38.

Lesson Objectives Aims

Digital Logic & Design Dr. Waseem Ikram Lecture No. 34.

CSE 140L Discussion Finite State Machines.

Hakim Weatherspoon CS 3410 Computer Science Cornell University

ECE 3130 – Digital Electronics and Design

EEL 3705 / 3705L Digital Logic Design

CSE 370 – Winter Sequential Logic-2 - 1

Instructor: Alexander Stoytchev

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

D Flip-Flop Schematic Block Symbol Truth Table D Q Clk Q Clk D Q(t+1)

SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.

Instructor: Alexander Stoytchev

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

Instructor: Alexander Stoytchev

Lecture 22 Logistics Last lecture Today HW7 is due on Friday

Chapter 5 Sequential Circuits.

Lecture 22 Logistics Last lecture Today HW7 is due on Friday

Lecture 4: Finite State Machines

Presentation transcript:

Lab 2: Finite State Machines CS 3410 Spring 2015

Mealy Machines and Moore Machines In Mealy Machines, output and next state both depend on current state and input. Next State Current State Input Output Comb. Logic Registers

Mealy Machines and Moore Machines In Moore Machines, output only depends on current state (next state still depends on both current state and input). Current State Input Output Registers Comb. Logic

Legend state input/output start state A B CD down/on up/off down/on up/off down/off up/off Input: up or down Output: on or off States: A, B, C, or D Mealy Machines FSM

Legend state out input start out A off B on C off D off down up down up down up Input: up or down Output: on or off States: A, B, C, or D Moore Machines FSM

Representing State in Logisim In electric circuits, state must be represented by devices like Flip-Flops and Registers. Maintaining and changing their values requires a clock! Changing the input pin and “ticking” the clock once is equivalent to a new input to the FSM (you can use this to simulate a stream of input).

Lab 2 The lab is available at Your first task will be to draw out the FSM on paper. After your FSM has been checked off then you can begin creating it in Logisim. Strategy: 1.Draw a state diagram (e.g. Mealy Machine) 2.Write output and next-state tables 3.Encode states, inputs, and outputs as bits 4.Determine logic equations for next state and outputs

FSM Solution 1 Mealy Machine String Progress

FSM Solution 2