1 CSULB -- CECS 201 – A Primer for FSM’s © 2014 R.W. Allison.

Slides:



Advertisements
Similar presentations
Machine cycle.
Advertisements

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Introduction to Sequential Circuits
Finite State Machines (FSMs)
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Computing Machinery Chapter 5: Sequential Circuits.
CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
Basic Register A register is a sequential component that can store multiple bits.
CSCE 211: Digital Logic Design
CS 140L Lecture 7 Professor CK Cheng 11/12/02. Transformation between Mealy and Moore Machines Algorithm: 1) For each NS, z = S i, j create a state S.
CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)
Sequential Circuit Introduction to Counter
1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.
Flip_Flops  Logic circuits are classified ito two groups  1. The combinational logic circuits,using the basic gates AND,OR and NOT.  2. Sequential.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Computer Science 210 Computer Organization The von Neumann Architecture.
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits II.
Computer Organization & Programming Chapter 5 Synchronous Components.
SEQUENTIAL LOGIC By Tom Fitch. Types of Circuits Combinational: Gates Combinational: Gates Sequential: Flip-Flops Sequential: Flip-Flops.
DLD Lecture 26 Finite State Machine Design Procedure.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Lecture 7: Sequential Networks CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer Science and Engineering.
Logic Design / Processor and Control Units Tony Diep.
©F.M. Rietti Components Fundamentals. ©F.M. Rietti LM-18 Computer Science SSI Embedded Systems I 2 Active Components (cont) Comparator –if V2 > V1 the.
Lecture 5. Sequential Logic 1 Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education & Research.
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
July 2, 2001Systems Architecture I1 Systems Architecture II (CS 282) Lab 3: State Elements, Registers, and Memory * Jeremy R. Johnson Monday July 2, 2001.
Cpe 252: Computer Organization1 Lo’ai Tawalbeh Lecture #3 Flip-Flops, Registers, Shift registers, Counters, Memory 3/3/2005.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Logic Design (CE1111 ) Lecture 6 (Chapter 6) Registers &Counters Prepared by Dr. Lamiaa Elshenawy 1.
5.3 Sequential Circuits - An Introduction to Informatics WMN Lab. Hey-Jin Lee.
Sequential Logic Circuit Design Eng.Maha Alqubali.
DIGITAL LOGIC CIRCUITS 조수경 DIGITAL LOGIC CIRCUITS.
CSE 140 Lecture 8 Sequential Networks
Computer Science 210 Computer Organization
Lecture 4. Sequential Logic #1
Class Exercise 1B.
Introduction to Advanced Digital Design (14 Marks)
Computer Architecture & Operations I
EE 1001 Digital Topics Introduction to Electrical Engineering
Sequential Logic Counters and Registers
Prof. Hsien-Hsin Sean Lee
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Digital Design Lecture 9
CSCE 211: Digital Logic Design
INTRODUCTION Overview of Shift Registers
Computer Science 210 Computer Organization
CSCE 211: Digital Logic Design
CSCE 211: Digital Logic Design
Jeremy R. Johnson Mon. Apr. 3, 2000
Computer Science 210 Computer Organization
CSCE 211: Digital Logic Design
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
CSE 370 – Winter Sequential Logic-2 - 1
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Overview Part 1 - Registers, Microoperations and Implementations
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
Systems Architecture I
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
CSCE 211: Digital Logic Design
Outline Registers Counters 5/11/2019.
Digital Electronics and Logic Circuit
Computer System.
Presentation transcript:

1 CSULB -- CECS 201 – A Primer for FSM’s © 2014 R.W. Allison

2 1) The most fundamental memory cell is called a “Flip-flop” (FF) Memory is an “array of registers,” used to store binary data. A flip-flop is a one-bit memory cell, used to store one-bit of binary data. 2) The most fundamental synchronous logic component is called a “Register” 3) All computer systems have various types of Memory to store instructions & data 4) Sequential Logic Conversely, “sequential” logic, also known as “clocked” logic, has outputs that are dependent upon BOTH the present inputs and the present state. Up to this point, we’ve studied “combinational” logic, where the outputs are ONLY dependent upon the present inputs. 6) Finite State Machines (FSM’s) FSM’s, used to solve a myriad of computer design problems, are a kind of sequential logic where the “present state” of the machine is stored in a “state register” A register is an array of “n” flip-flops,” used to store “n-bits” of binary data. CSULB -- CECS 201 – A Primer for FSM’s © 2014 R.W. Allison

3 1) All FSM’s can been designed using three “blocks” of logic The “first” block of logic is referred to as the “Next State” logic and is “combinational” CSULB -- CECS 201 – A Primer for FSM’s © 2014 R.W. Allison The “second” block of logic is referred to as the “State Register” and is “sequential” The “third” block of logic is referred to as the “Output” logic and is “combinational” Next State Logic Output Logic State Register Inputs Outputs NS PS clock