Comparison among modeling approaches for gate current computation in advanced gate stacks ARCES: N.Barin, C.Fiegna, E.Sangiorgi BU: P.A.Childs FMNT-CNRS:

Slides:



Advertisements
Similar presentations
ITRS Meeting. Stresa, Italy. April 19-20, G. Bomchil. ST Microelectronics 1 Integrated Project « CMOS backbone for 2010 e-Europe » NANOCMOS From.
Advertisements

PIDS: Poster Session 2002 ITRS Changes and 2003 ITRS Key Issues ITRS Open Meeting Dec. 5, 2002 Tokyo.
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
Performance estimates for the various types of emerging memory devices Victor Zhirnov (SRC) and Ramachandran Muralidhar (Freescale)
6.772SMA Compound Semiconductors Lecture 5 - Quantum effects in heterostructures, I - Outline Quantum mechanics applied to heterostructures Basic.
Accumulation Gate Capacitance of MOS Devices with Ultra-thin High-K Gate Dielectrics: Modeling and Characterization Ahmad Ehteshamul Islam and Anisul Haque.
Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.
Is Dual Gate Device Structure Better From a Thermal Perspective? D. Vasileska, K. Raleva and S. M. Goodnick Arizona State University Tempe, AZ USA.
Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.
MOS – AK Montreux 18/09/06 Institut dÉlectronique du Sud Advances in 1/f noise modeling: 1/f gate tunneling current noise model of ultrathin Oxide MOSFETs.
by Alexander Glavtchev
Circuit Modeling of Non-volatile Memory Devices
Electrical Engineering 2
Alternative Gate Stack PMOS Presented by: Valarie Welsh Senior Research Proposal February 18, 2004.
Influence of gate capacitance on CNTFET performance using Monte Carlo simulation H. Cazin d'Honincthun, S. Retailleau, A. Bournel, P. Dollfus, J.P. Bourgoin*
Options investigated in GOSSAMER
UTA Noise and Reliability Laboratory 1 Noise Modeling at Quantum Level for Multi- Stack Gate Dielectric MOSFETs. Zeynep Çelik-Butler Industrial Liaisons:
Multisubband Monte Carlo simulations for p-MOSFETs David Esseni DIEGM, University of Udine (Italy) Many thanks to: M.De Michielis, P.Palestri, L.Lucci,
Derek Wright Monday, March 7th, 2005
Nanostructures Research Group Center for Solid State Electronics Research Quantum corrected full-band Cellular Monte Carlo simulation of AlGaN/GaN HEMTs.
International Workshop on Computational Electronics - 10 Oct 26, Comparison of full-band Monte Carlo and Non-equilibrium Green’s function simulations.
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
High-K Dielectrics The Future of Silicon Transistors
Electrical Techniques MSN506 notes. Electrical characterization Electronic properties of materials are closely related to the structure of the material.
Analytical 2D Modeling of Sub-100 nm MOSFETs Using Conformal Mapping Techniques Benjamin Iñiguez Universitat Rovira i Virgili (URV), Tarragona, E-43001,
MOS-AK ESSCIRC Leuven (Belgium) On the Analysis of Parasitic Quantum Effects in Classical MOS Circuits Frank Felgenhauer, Simon Fabel, Wolfgang.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to OMEN Nanowire**
Reflection and Transmission at a Potential Step Outline - Review: Particle in a 1-D Box - Reflection and Transmission - Potential Step - Reflection from.
Laboratoire Matériaux et Microélectronique de Provence UMR CNRS Marseille/Toulon (France) - M. Bescond, J-L. Autran, M. Lannoo 4 th.
Scaling II Mohammad Sharifkhani. Reading Textbook I, Chapter 2 Textbook II, Section 3.5, Section 4.5.3, Section 5.6.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 30 Metal-Semiconductor Contacts Real semiconductor devices and ICs always contain.
ULIS 2003-Udine Italy Evolution of Si-SiO 2 interface trap density under electrical stress in MOSFETs with ultrathin oxides F. Rahmoune and D. Bauza Institut.
Comparative Analysis of the RF and Noise Performance of Bulk and Single-Gate Ultra-thin SOI MOSFETs by Numerical Simulation M.Alessandrini, S.Eminente,
Characterization of Nanoscale Dielectrics or What characterizes dielectrics needed for the 22 nm node? O. Engstrom 1, M. Lemme 2, P.Hurley 3 and S.Hall.
Influence of carrier mobility and interface trap states on the transfer characteristics of organic thin film transistors. INFM A. Bolognesi, A. Di Carlo.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
Structure and Operation of MOS Transistor
Development of an analytical mobility model for the simulation of ultra thin SOI MOSFETs. M.Alessandrini, *D.Esseni, C.Fiegna Department of Engineering.
IEE5328 Nanodevice Transport Theory
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Novel Metal-Oxide-Semiconductor Device
Scattering Rates for Confined Carriers Dragica Vasileska Professor Arizona State University.
F. Sacconi, M. Povolotskyi, A. Di Carlo, P. Lugli University of Rome “Tor Vergata”, Rome, Italy M. Städele Infineon Technologies AG, Munich, Germany Full-band.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First Time User Guide to MOSCAP*
Chunxiang Zhu 1, Hang Hu 1, Xiongfei Yu 1, SJ Kim 1, Albert Chin 2, M. F. Li 1,4, Byung Jin Cho 1, and D. L. Kwong 3 1 SNDL, Dept. of ECE, National Univ.
Chapter 5: Quantum Mechanics
1 Materials Beyond Silicon Materials Beyond Silicon By Uma Aghoram.
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Source-gated Transistor Seokmin Hong. Why do we need it? * Short Channel Effects Source/Drain Charge Sharing Drain-Induced Barrier Lowering Subsurface.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 38 MOS capacitor Threshold Voltage Inversion: at V > V T (for NMOS), many electrons.
Trap Engineering for device design and reliability modeling in memory/logic application 1/ 년 02 월 xx 일 School of EE, Seoul National University 대표.
Nanoelectronics Part II Many Electron Phenomena Chapter 10 Nanowires, Ballistic Transport, and Spin Transport
UNIT II : BASIC ELECTRICAL PROPERTIES
Tunnel FETs Peng Wu Mar 30, 2017.
Contact Resistance Modeling and Analysis of HEMT Devices S. H. Park, H
Revision CHAPTER 6.
Kai Nia, Enxia Zhanga, Ronald D. Schrimpfa,
by Alexander Glavtchev
Device Structure & Simulation
Contact Resistance Modeling in HEMT Devices
Quantum Physics Schrödinger
Optional Reading: Pierret 4; Hu 3
MOS Capacitor Basics Metal SiO2
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Mechanical Stress Effect on Gate Tunneling Leakage of Ge MOS Capacitor
Shrödinger Equation.
Modern Semiconductor Devices for Integrated Circuits (C. Hu)
Beyond Si MOSFETs Part IV.
Ionic liquid gating of VO2 with a hBN interfacial barrier
Presentation transcript:

Comparison among modeling approaches for gate current computation in advanced gate stacks ARCES: N.Barin, C.Fiegna, E.Sangiorgi BU: P.A.Childs FMNT-CNRS: D.Brunel, C.Busseret, A.Poncet PISA: A.Campera, G.Fiori, G.Iannaccone POLIMI: R.Gusmeroli, C. Monzio Compagnoni, A.L.Lacaita, A.S.Spinelli TUW: M.Karner, H.Kosina, E.Langer UDINE: F.Driussi, P.Palestri, L.Selmi WUT: B.Majkusiak, J.Walczak

Aim of Task 3 of SINANO Work-Package 4 Study of the performance and reliability of conventional (SiO2) and high-k thin insulator gate stacks for sub-50nm MOSFETs) To support the understanding of device reliability issues and potential limitations of device performance related to the gate stack architecture of future CMOS technologies. The activities foreseen in this context are: simulation of C/V and I/V for different gate stack and device architectures; investigation of the effects of high-K materials and of the related defects, traps, charges, etc.. on the low-field mobility and carrier transport properties of the inversion channel. Two main phases : comparison of gate leakage currents in advanced device architectures; assessment of modeling requirements for ultra-thin oxide and high-k, metal gate stacks.

OUTLINE Modeling approaches Template devices Results –C/V –I/V –Microscopic quantities Comparison with experiments Conclusions

Simulation Framework Solution of the Schrödinger equation in the poly-Si/dielectric/Si stack poly Diel. Si Boundary conditions ? +Poisson Equation

Boundary Conditions Closed In principle: no current ! Define quantum boxes  =0 at both sides of a box Ig: semiclassical approach

Boundary Conditions Open: resonance peak Inject plane waves and compute transmission/reflection Ei

Boundary Conditions Open: perfectly-matched-layer Absorbing boundaries Complex eigenvalues

Boundary Conditions Periodical The Schrödinger equation is solved two times, applying Dirichlet and then Neumann conditions on both sides. This is like simulating an infinite periodical structure, but only over one half period T-prob. from the contact to the semiclassical turning point

Approaches followed by the partners Model 1 Model 2 Model 3 Model 4 Model 5 Model 6 Model 7 Different definitions of the quantum boxes in closed-boundaries

OUTLINE Modeling approaches Template devices Results –C/V –I/V –Microscopic quantities Comparison with experiments Conclusions

Template Devices Device A: pure SiO 2 (t OX =1nm) N POLY =10 20 cm -3 (n-type) N SUB =10 18 cm -3 (p-type) Device B: pure SiO 2 (t OX =3nm) N POLY =5  cm -3 (n- type) N SUB =3  cm -3 (p-type) Device HK: 4nm HfO 2 + 1nm ITL N POLY =10 20 cm -3 (n- type) N SUB =3  cm -3 (p-type) Device A and B are from: C. A. Richter, IEEE EDL, vol.22, p.35, 2001.

Simulation Parameters Same parameters in all modeling approaches

OUTLINE Modeling approaches Template devices Results –C/V –I/V –Microscopic quantities Comparison with experiments Conclusions

Results: C/V curves Good overall agreement Small problems in accumulation and at beginning of inversion (different models for poly- quantization) HK

Internal quantities affecting C/V Cond.Band in accumulationSubbands in inversion

Results: I/V HK Errors within a factor of 10 Much larger in accumulation (not shown)

Internal quantities affecting I G HK Escape-time

Internal quantities affecting I G Tunneling probability HK

OUTLINE Modeling approaches Template devices Results –C/V –I/V –Microscopic quantities Comparison with experiments Conclusions

Comparison with experiments Data from N.Yang et al., IEEE T-ED, vol.46, p.1464, Same physical parameters as in the template devices. N POLY =10 20 cm -3 N SUB =5  cm -3 (from C/V)

Conclusions Unprecedented comparison effort carried out by seven academic groups Good agreement between results obtained using very different models (open/closed boundaries) Approaches based on closed boundaries, coupled with the evaluation of the semiclassical escape-time provide a good trade-off between efficiency and precision Results submitted to IEEE T-ED, 2nd review step: mandatory revisions Comparison of Trap-Assisted-Tunneling