ECE 424 – Introduction to VLSI

Slides:



Advertisements
Similar presentations
TWO STEP EQUATIONS 1. SOLVE FOR X 2. DO THE ADDITION STEP FIRST
Advertisements

ECE555 Lecture 5 Nam Sung Kim University of Wisconsin – Madison
Elektronica II Ch.5 BJT AC Analysis.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
0 - 0.
DIVIDING INTEGERS 1. IF THE SIGNS ARE THE SAME THE ANSWER IS POSITIVE 2. IF THE SIGNS ARE DIFFERENT THE ANSWER IS NEGATIVE.
Addition Facts
Chapter 3 Basic Logic Gates 1.
Chapter 4 Gates and Circuits.
Introduction to CMOS VLSI Design Combinational Circuits
EE466: VLSI Design Lecture 7: Circuits & Layout
Chapter 4 Gates and Circuits.
CMOS Circuits.
Digital CMOS Logic Circuits
Chapter 10 Digital CMOS Logic Circuits
Static CMOS Circuits.
Chapter 3 Logic Gates.
Gates and Circuits Nell Dale & John Lewis (adaptation by Erin Chambers and Michael Goldwasser)
CMOS Logic Circuits.
Topics Electrical properties of static combinational gates:
Chap. 3 Logic Gates and Boolean Algebra
The scale of IC design Small-scale integrated, SSI: gate number usually less than 10 in a IC. Medium-scale integrated, MSI: gate number ~10-100, can operate.
Chapter 3 (part 1) Basic Logic Gates 1.
EE 414 – Introduction to VLSI Design
Exclusive-OR and Exclusive-NOR Gates
CS105 Introduction to Computer Concepts GATES and CIRCUITS
Digital Components Introduction Gate Characteristics Logic Families
Feb. 17, 2011 Midterm overview Real life examples of built chips
Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)
Digital Techniques Fall 2007 André Deutz, Leiden University
Chapter 4 Gates and Circuits.
Lets play bingo!!. Calculate: MEAN Calculate: MEDIAN
Addition 1’s to 20.
25 seconds left…...
Week 1.
We will resume in: 25 Minutes.
Multivibrators and the 555 Timer
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
ELECTRICAL ENGINEERING: PRINCIPLES AND APPLICATIONS, Fourth Edition, by Allan R. Hambley, ©2008 Pearson Education, Inc. Lecture 28 Field-Effect Transistors.
CMOS Family.
S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN01600) Lecture 19: Combinational Circuit Design (1/3) Prof. Sherief Reda Division of Engineering,
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
Lecture #24 Gates to circuits
Physical States for Bits. Black Box Representations.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.
© 2000 Prentice Hall Inc. Figure 6.1 AND operation.
Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.
Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.
ECE 331 – Digital System Design Power Dissipation and Propagation Delay.
1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.
Ch 10 MOSFETs and MOS Digital Circuits
Chapter 07 Electronic Analysis of CMOS Logic Gates
16-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Sixteen MOSFET Digital Circuits.
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.
EE210 Digital Electronics Class Lecture 10 April 08, 2009
FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.
Solid-State Devices & Circuits
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
Solid-State Devices & Circuits
7-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon MOS Inverter — All essential features of MOS logic gates DC and transient characteristics.
Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Presentation transcript:

ECE 424 – Introduction to VLSI Emre Yengel Department of Electrical and Communication Engineering Fall 2014 Lecture 1: Introduction

Q & A In the depletion-load NMOS inverter circuit, let VT ND = 0.5 V and VDD = 3 V, KL = 50 μA/V2, and KD = 500 μA/V2. Calculate the value of VT NL such that vO = 0.10 V when vI = 3 V.

Q & A Consider the NMOS inverter with depletion load in Figure 16.7(a). Let VDD = 1.8 V, and assume VT ND = 0.3 V and VT NL = −0.6 V. (a) Design the circuit such that the power dissipation is 80μW and the output voltage is vO = 0.06 V when vI is a logic 1. (b) Using the results of part (a), determine the transition points for the driver and load transistors. (c) If (W/L)D found in part (a) is doubled, what is the maximum power dissipation in the inverter and what is vO when vI is a logic 1?

Q & A Calculate the power dissipated in each inverter circuit in Figure below for the following input conditions: (a) Inverter a: (i) vI = 0.5 V, (ii) vI = 5 V; (b) Inverter b: (i) vI = 0.25 V, (ii) vI = 4.3 V; (c) Inverter c: (i) vI = 0.03 V, (ii) vI = 5 V.

Q & A Consider the circuit in Figure below. The parameters of the driver transistors are VT ND = 0.8 V and (W/L)D = 4, and those of the load transistors are VT NL = −1.2 V and (W/L)L = 1. (a) If vI is a logic 1, determine the values of vO1 and vO2. (b) Repeat part (a) if vI is a logic 0.

Q & A Consider the series of CMOS inverters in Figure below. The threshold voltages of the n-channel transistors are VT N = 0.8 V, and the threshold voltages of the p-channel transistors are VT P = −0.8 V. The conduction parameters are all equal. (a) Determine the range of vO1 for which both N1 and P1 are biased in the saturation region. (b) If vO2 = 0.6 V, determine the values of vO3, vO1, and vI .

Q & A (a) A CMOS inverter is biased at VDD = 2.5 V. The transistor parameters are Kn = Kp = 120μA/V2, VT N = 0.4 V, and VT P = −0.4 V. Calculate the current in the transistors as a function of the input voltage for 0 ≤ vI ≤ 2.5 V. (b) Repeat part (a) for VDD = 1.8 V and 0 ≤ vI ≤ 1.8 V.

Q & A A CMOS inverter is biased at VDD = 3.3 V. The transistor threshold voltages are VT N = +0.4 V and VT P = −0.4 V. Determine the peak current in the inverter and the input voltage at which it occurs for (a) (W/L)n = 3, (W/L)p = 7.5; (b) (W/L)n = (W/L)p = 4; (c) (W/L)n = 3, (W/L)p = 12. (k’n = 50 and k’p =20)

Q & A (a) A CMOS digital logic circuit contains the equivalent of 4 million CMOS inverters and is biased at VDD = 1.8 V. The equivalent load capacitance of each inverter is 0.12 pF and each inverter is switching at 150 MHz. Determine the total average power dissipated in the circuit. (b) If the switching frequency is doubled, but the total power dissipation is to remain the same with the same load capacitance, determine the required bias voltage.

Q & A A particular IC chip can dissipate 3 W and contains 10 million CMOS inverters. Each inverter is being switched at a frequency f . (a) Determine the average power that each inverter can dissipate without exceeding the total allowed power. (b) If the switching frequency is f = 5 MHz, what is the maximum capacitive load on each inverter if (i) VDD = 5 V, (ii) VDD = 3.3 V, and (iii) VDD = 1.5 V.

Q & A Consider the three-input CMOS NAND circuit in Figure below. Assume k’n = 2k’p and VT N = | VT P | = 0.8 V. (a) If vA = vB = 5 V, determine vC such that both N3 and P3 are biased in the saturation region when 2(W/L)n = (W/L)p . (State any assumptions you make.) (b) If vA = vB = vC = vI , determine the relationship between (W/L)p and (W/L)n such that vI = 2.5 V when all transistors are biased in the saturation region. (c) Using the results of part (b) and assuming vA = vB = 5 V, determine vC such that both N3 and P3 are biased in the saturation region. (State any assumptions you make.)

Q & A Consider the circuit in Figure below. (a) The inputs vX , vY , and vZ listed in the following table are either a logic 0 or a logic 1. These inputs are the outputs from similar-type CMOS logic circuits. The input logic conditions listed are sequential in time. State whether the transistors listed are “on” or “off,” and determine the output voltage. (b) What logic function does this circuit implement?

Q & A Consider a four-input CMOS NOR logic gate. Determine the W/L ratios of the transistors to provide for symmetrical switching based on the CMOS inverter design with (W/L)n= 2 and (W/L)p= 4. (b) If the load capacitance of the NOR gate doubles, determine the required W/L ratios to provide the same switching speed as the logic gate in part (a).

Q & A Figure below shows a classic CMOS logic circuit. (a) What is the logic function performed by the circuit? (b) Design the NMOS network.

Q & A (a) Given inputs A, B, C, A, B, and C , design a CMOS circuit to implement the logic function Y = A B C + A B C + A B C . The design should not include a CMOS inverter at the output.

Q & A (a) Given inputs A, B, C, A, B, and C , design a CMOS circuit to implement the logic function Y = A B C + A B C + A B C . The design should not include a CMOS inverter at the output.

Q & A (a) Given inputs A, B, C, A, B, and C , design a CMOS circuit to implement the logic function Y = A B C + A B C + A B C . The design should not include a CMOS inverter at the output.

Q & A (a) Figure below shows a clocked CMOS logic circuit. Make a table showing the state of each transistor (“on” or “off ”), and determine the output voltages vO1 and vO2 for the input logic states listed in the following table. Assume the input conditions are sequential in time from state 1 to state 6. (b) What logic function does the circuit implement?

Q & A Consider the circuit below. What logic function is implemented by this circuit? Are there any potential problems with this circuit?

Q & A What is the logic function implemented by the circuit in the Figure below?

Q & A (a) Design an NMOS pass transistor logic circuit to perform the function Y = A + B(C + D). Assume that both the variable and its complement are available as input signals. (b) Repeat part (a) for the function Y = ABC + ABC.

Q & A Consider the circuit in the figure below. (a) Determine the value of Y for (i) A = B = 0; (ii) A = 2.5 V, B = 0; (iii) A = 0, B = 2.5 V; and (iv) A = B = 2.5 V. (b) What is the logic function implemented by the circuit?

Q & A Which will have the greater resistance? D 2D

Q & A What is the minimum diameter (D) of the wire so that V < 1.5 V? - I = 2.5 A + Cu wire V