Shannon Expansion Given Boolean expression F = w 2 ’ + w 1 ’w 3 ’ + w 1 w 3 Shannon Expansion of F on a variable, say w 2, is to write F as two parts:

Slides:



Advertisements
Similar presentations
Abdullah Said Alkalbani University of Buraimi
Advertisements

YOSI! BLUE (30 sec play) Ball moves to X1 from X2
CSE 370 Sample Final Exam Questions. 1) Logic Minimization CD AB F = Σm(0,6,7,8,9,11,15) + d(1,13)
- 1 - Using an SMT Solver and Craig Interpolation to Detect and Remove Redundant Linear Constraints in Representations of Non-Convex Polyhedra Christoph.
An Introduction to Calculus. Calculus Study of how things change Allows us to model real-life situations very accurately.
Table de multiplication, division, addition et soustraction.
Principles & Applications
February 21, 2002 Simplex Method Continued
Chapter 4 Section 3 Matrix Multiplication. Scalar Multiplication Scalar Product - multiplying each element in a matrix by a scalar (real number) –Symbol:
Constraint Programming Peter van Beek University of Waterloo.
Maximal Independent Subsets of Linear Spaces. Whats a linear space? Given a set of points V a set of lines where a line is a k-set of points each pair.
8 October 2013Birkbeck College, U. London1 Introduction to Computer Systems Lecturer: Steve Maybank Department of Computer Science and Information Systems.
Quid-Pro-Quo-tocols Strengthening Semi-Honest Protocols with Dual Execution Yan Huang 1, Jonathan Katz 2, David Evans 1 1. University of Virginia 2. University.
CS 105 Tour of the Black Holes of Computing
PROLOG MORE PROBLEMS.
Monika Gope Lecturer IICT, KUET
1 Machine Learning: Lecture 1 Overview of Machine Learning (Based on Chapter 1 of Mitchell T.., Machine Learning, 1997)
1 Parallel Algorithms (chap. 30, 1 st edition) Parallel: perform more than one operation at a time. PRAM model: Parallel Random Access Model. p0p0 p1p1.
1 Interconnect and Packaging Lecture 3: Skin Effect Chung-Kuan Cheng UC San Diego.
Truth Tables & Logic Expressions
Truth Tables and Boolean Algebra Benchmark Companies Inc PO Box Aurora CO
BASED ON THE TUTORIAL ON THE BOOK CD Verilog: Gate Level Design 6/11/
VERILOG: Synthesis - Combinational Logic Combination logic function can be expressed as: logic_output(t) = f(logic_inputs(t)) Rules Avoid technology dependent.
Gate-Level Minimization
B AB CD C A D m0m1m3m2 m4 m5m7m6 m12 m8m9m11 m10 m13 m15m14 Input combo mintermExpressio n 0000m0A’B’C’D’ 0001m1A’B’C’D 0010m2A’B’CD’
Inverting a Singly Linked List Instructor : Prof. Jyh-Shing Roger Jang Designer : Shao-Huan Wang The ideas are reference to the textbook “Fundamentals.
Topics Adders Half Adder Full Adder Subtracter Half Subtracter
Research Methods Lecture 3 More STATA Ian Walker Room S2.109   Slides available at:
23-8 3x6 Double it Take Away 6 Share By 9 Double it +10 Halve it Beginner Start Answer Intermediate 70 50% of this ÷7÷7 x8 Double it Start Answer.
Binary Lesson 3 Hexadecimal. Counting to 15 Base Base Base 16 Base Base Base 16 Two Ten (Hex) Two Ten (Hex)
Binary Lesson 3 Hexadecimal. Counting to 15 Base Base Base 16 Base Base Base 16 Two Ten (Hex) Two Ten (Hex)
 How many neurons are to be used?  How the neurons are to be connected to form a network.  Which learning algorithm to use?  How to train the neural.
Digital Logic & Design Lecture No. 3. Number System Conversion Conversion between binary and octal can be carried out by inspection.  Each octal digit.
Current Assignments Homework 1 due in 4 days (June 16 th ) Variables, mathematical and logical operators, input/output, and the “ if ” operator. Project.
2 x0 0 12/13/2014 Know Your Facts!. 2 x1 2 12/13/2014 Know Your Facts!
2 x /18/2014 Know Your Facts!. 11 x /18/2014 Know Your Facts!
2 x /10/2015 Know Your Facts!. 8 x /10/2015 Know Your Facts!
2.4 – Factoring Polynomials Tricky Trinomials The Tabletop Method.
SAT Encoding For Sudoku Puzzles
Properties of Multiplication Zero property of multiplication Identity property of multiplication Commutative property of multiplication Associative property.
U n i v e r s i t y o f S o u t h e r n Q u e e n s l a n d Neural Networks and Self-Organising Maps CSC3417 Semester 1, 2007.
Distributed Constraint Satisfaction Problems M OHSEN A FSHARCHI.
1 Lecture 5 PRAM Algorithm: Parallel Prefix Parallel Computing Fall 2008.
16.410: Eric Feron / MIT, Spring 2001 Introduction to the Simplex Method to solve Linear Programs Eric Feron Spring 2001.
5 x4. 10 x2 9 x3 10 x9 10 x4 10 x8 9 x2 9 x4.
MS 101: Algorithms Instructor Neelima Gupta
Parallel algorithms for expression evaluation Part1. Simultaneous substitution method (SimSub) Part2. A parallel pebble game.
DIRECTIONAL ARC-CONSISTENCY ANIMATION Fernando Miranda 5986/M
Linear Programming – Simplex Method: Computational Problems Breaking Ties in Selection of Non-Basic Variable – if tie for non-basic variable with largest.
Production Mix Problem Graphical Solution med lrg Electronics Cabinetry Profit (10,20) (Optimal Product Mix!) Profit.
The Problem of K Maximum Sums and its VLSI Implementation Sung Eun Bae, Tadao Takaoka University of Canterbury Christchurch New Zealand.
Multiplication Facts Practice
A Case Study  Some Advice on How to Go about Solving Problems in Prolog  A Program to Play Connect-4 Game.
2’s Complement 4-Bit Saturator
CS4101 嵌入式系統概論 Program Organization Prof. Chung-Ta King Department of Computer Science National Tsing Hua University, Taiwan ( Materials from MSP430 Microcontroller.
Chapter 8: The Solver and Mathematical Programming Spreadsheet-Based Decision Support Systems Prof. Name Position (123) University.
Probabilistic sequence modeling II: Markov chains Haixu Tang School of Informatics.
Computational Facility Layout
Graeme Henchel Multiples Graeme Henchel
(1) MAX X1+3X2+2X3+4X4 X1=AM PHONE, X2=AM RIDE, X3=AFT PHONE, X4=AFT RIDE CONSTRAINTS AM: X1+20X2 < 12(60)=720 AFT: 2X3+30X4 < 14(60) = 840 GAS: X2+X4.
Susan Van Geest Artwork. Altar I: Centrality of Being Marble 1.5’x1.5’x1.5’
0 x x2 0 0 x1 0 0 x3 0 1 x7 7 2 x0 0 9 x0 0.
C2 Part 4: VLSI CAD Tools Problems and Algorithms Marcelo Johann EAMTA 2006.
MULTIPLICATION OF INTEGERS
Simplex (quick recap). Replace all the inequality constraints by equalities, using slack variables.
Adding & Subtracting Mixed Numbers. Objective: To develop fluency in +, –, x, and ÷ of non-negative rational numbers. Essential Question: How.
The Mechanical Cryptographer (Tolerant Algebraic Side-Channel Attacks using pseudo-Boolean Solvers) 1.
Constraint Networks (cont.) Emma Rollón Postdoctoral researcher at UCI April 1st, 2009.
7x7=.
Anurag Dwivedi.  Verilog- Hardware Description Language  Modules  Combinational circuits  assign statement  Control statements  Sequential circuits.
Presentation transcript:

Shannon Expansion Given Boolean expression F = w 2 ’ + w 1 ’w 3 ’ + w 1 w 3 Shannon Expansion of F on a variable, say w 2, is to write F as two parts: F = w 2 ’(part0) + w 2 (part1), where part0 is F with w 2 = 0, and part1 is F with w 2 = 1. It is a way to write F as sum of min terms.

6.2

6.3

6.7

6.11

6.16

6.20 module m(f, w0, w1, w2); input w0, w1, w2; output f; wire t1, t2, t3; // wire declaration is optional decoder_3_8 D1 (x0, x1, x2, x3, x4, x5, x6, x7, w0, w1, w2, 1); or (t1, x1, x2); or (t2, x3, x5); or (t3, t1, t2), or (f, t3, x6); endmodule

Assume Following Decoder: module decoder_3_8 (x0, x1, x2, x3, x4, x5, x6, x7, w0, w1, w2, en); input w0, w1, w2, en; output x0, x1, x2, x3, x4, x5, x6, x7; assign x0 = ((en==1) ? ((~w0)&(~w1)&(~w2)) : 0; assign x1 = ((en==1) ? ((~w0)&(~w1)&w2)) : 0; … endmodule

6.23 module encoder_8_3 (w2, w1, w0, z, x7, x6, x5, x4, x3, x2, x1, x0); input x7, x6, x5, x4, x3, x2, x1, x0; output w2, w1, w0, z; assign {w2,w1,w0,z} = (x7 ? 4b’1110 : (x6 ? 4b’1100 : (x5 ? 4b’1010 : (x4 ? 4b’1000 : (x3 ? 4b’0110 : (x2 ? 4b’0100 : (x1 ? 4b’0010 : (x0 ? 4b’0001 : 4b’0001)))))))); endmodule