ROD R&D Status K. Johns, C. Armijo, J. Steinberg (U. Arizona) H. Chen, F. Lanni, J. Mead (BNL) L. Hervas (CERN) A. Meyer, A. Kielburg-Jeka, A. Straessner.

Slides:



Advertisements
Similar presentations
Goals and status of the ATLAS VME Replacement Working Group Markus Joos, CERN Based on slides prepared by Guy Perrot, LAPP 19/09/2012.
Advertisements

Sales Presentation November 2010
FC7 AMC FMC carrier for CMS
GlueX Collaboration Meeting June 3-5, GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 
LAPP IPMC Mezzanine HARDWARE & SOFTWARE
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
C. Fernández Bedoya, A. Navarro, I. Redondo. C. Fernández Bedoya November 29th, Goal: Replace SC crate with simple CuOF electronics and place TSC.
26-Sep-11 1 New xTCA Developments at SLAC CERN xTCA for Physics Interest Group Sept 26, 2011 Ray Larsen SLAC National Accelerator Laboratory New xTCA Developments.
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
Moving to FDR and EDR Speeds and Exascale Computing
1 The World’s Leading Provider of Silicon Photonic Solutions BLAZAR 40 Gigabit QSFP Optical Active Cable Marek Tlalka VP of Marketing
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Uli Schäfer 1 S-L1Calo upstream links architecture -- interfaces -- technology.
ROD R&D Status K. Johns, C. Armijo, J. Steinberg (U. Arizona) H. Chen, F. Lanni, J. Mead (BNL) L. Hervas (CERN) A. Meyer, A. Kielburg-Jeka, A. Straessner.
Shelf Management & IPMI SRS related activities
Development of an ATCA IPMI Controller Mezzanine Board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade Nicolas Dumont Dayot, LAPP.
C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)
Asis AdvancedTCA Class What is a Backplane? A backplane is an electronic circuit board Sometimes called PCB (Printed Circuit Board) containing circuitry.
Update on the ATCA work going on at LAPP xTCA interest group - CERN 08/04/2013 Nicolas LETENDRE Alain Bazan, Fatih Bellachia, Sébastien Cap,Nicolas Dumont-Dayot,
FEX Uli Schäfer, Mainz 1 L1Calo For more eFEX details see indico.cern.ch/getFile.py/access?contribId=73&sessionId=51&resId=0&materialId=slides&confId=
Introduction to the Common Electrical Interface (CEI)
Larg. Week, April 2002, Electronics Meeting1 Progress Report On Electronics Activities in Paris Bertrand Laforge LPNHE Paris CNRS/IN2P3 – Universités Paris.
1 May 4, 2007 Santa CruzJ. Mead Read Out Driver (ROD) R&D for ATLAS LAr Calorimeter Upgrade Brookhaven National Laboratory Hucheng Chen Joseph Mead Francesco.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
Update on APV25-SRS Electronics Kondo Gnanvo. Outline Various SRS Electronics Status of the APV25-SRS UVa Test of the SRU with multiple.
Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.
Pulsar II Hardware Overview Jamieson Olsen, Fermilab 14 April 2014
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
LAr ROD R&D for sLHC Charlie Armijo, Joel Steinberg, Ken Johns (University of Arizona) Joe Mead, Hucheng Chen, Francesco Lanni (BNL) Luis Hervas (CERN)
L1Topo-phase0 Uli Schäfer 1. Topo GOLD successfully used to explore technologies and initially verify 6.4Gb/s link integrity over moderate length electrical.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF Mikhail Matveev Rice University 17 August 2012.
Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.
CSC Endcap Muon Port Card and Muon Sorter Status Mikhail Matveev Rice University.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Communication in ATCA-LLRF System LLRF Review, DESY, December 3rd, 2007 Communication in.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser XFEL-LLRF-ATCA Meeting, 3-4 December 2007 Communication in ATCA-LLRF System Presenter:
XTCA projects (HW and SW) related to ATLAS LAr xTCA interest group - CERN 07/03/2011 Nicolas Letendre – Laurent Fournier - LAPP.
SRS Trigger Processor Option Status and Plans Sorin Martoiu (IFIN-HH)
Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.
Trigger Hardware Development Modular Trigger Processing Architecture Matt Stettler, Magnus Hansen CERN Costas Foudas, Greg Iles, John Jones Imperial College.
1 March 19-21, 2007 ACES WorkshopJ. Mead Read Out Driver (ROD) R&D for ATLAS LAr Calorimeter Upgrade Joseph Mead Brookhaven National Lab Common ATLAS CMS.
IPMI developments at LAPP dec 15, 2011IPMI developments at LAPP, L.Fournier1 Alain BAZAN, Fatih BELLACHIA,Sébastien CAP, Nicolas DUMONT DAYOT, Laurent.
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
17 Apr 2002 MCLARG Electronics Meeting News HEC Preshaper PRR passed on Thursday Apr 11 LECC02 (Workshop on LHC Electronics) will be held in Colmar, France.
Sub-ROD Injector Status K. Johns, C. Armijo, J. Steinberg (U. Arizona) H. Chen, F. Lanni, J. Mead (BNL) L. Hervas (CERN) A. Meyer, A. Kielburg-Jeka, A.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
TBD The Matrix Card Status and Plans Dr. John Jones Princeton University
OTC/Carrier Firmware and Integration Kenneth Johns, Bill Hart, Andy Dowd, Charlie Armijo, Kalya Niu University of Arizona John Hobbs, Dan Boline, Chuck.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
Mitglied der Helmholtz-Gemeinschaft Status of the MicroTCA developments for the PANDA MVD Harald Kleines, ZEL, Forschungszentrum Jülich.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- ACES ACES 2011 MicroTCA in CMS E. Hazen, Boston University for the CMS collaboration.
E. Hazen -- CMS Week HCAL Back-End MicroTCA Upgrade Status E. Hazen Boston University.
T. Gorski, et al., U. Wisconsin, April 28, 2010 SHLC RCT MicroTCA Development - 1 SLHC Cal Trigger Upgrade SLHC Regional Calorimeter Trigger MicroTCA Development.
OTMB Development and Upgrade Plan for LS2
AMC13 Project Status E. Hazen - Boston University
DAQ and TTC Integration For MicroTCA in CMS
Future Hardware Development for discussion with JLU Giessen
Update on CSC Endcap Muon Port Card
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
MicroTCA Common Platform For CMS Working Group
MicroTCA Common Platform For CMS Working Group
Presentation transcript:

ROD R&D Status K. Johns, C. Armijo, J. Steinberg (U. Arizona) H. Chen, F. Lanni, J. Mead (BNL) L. Hervas (CERN) A. Meyer, A. Kielburg-Jeka, A. Straessner (Dresden) G. Perrot, A. Bazan, F. Bellachia, I. Wingerter-Seez (LAPP) M. Citterio (INFN, Milano) D. Schamberger (SUNY, Stony Brook)

Optical Link Notes  Currently we build with Reflex Photonics SNAP12 Emcore SNAP12  Both 3.3 Gbps  Recent news/results Delivery date for Reflex Photonics 6.25 Gbps still +6 weeks  First promised for July 1 Both RP and Emcore 3.3 Gbps versions can run at higher speeds  Emcore shows better performance (up to 5 Gbps) based on measured BER 2

Optical Link Notes  6.25 Gbps and beyond Measurements with AZ test board 3 8 inches 2x8 inches and via 3.2 inches

Optical Link Notes  6.25 Gbps and beyond  Vias degrade eye pattern  No difference in trace length or layer 4

Optical Link Notes  In order to move to higher optical density we are now designing with Reflex Photonics LightABLE OE OE is an IC with 12 channel GaAs VCSEL or 12 channel GaAs PIN photodetector  Connected electrically via wire bonds  Connected optically via MT connector Present 6.25 Gbps Designer provides an electrical footprint on the PCB RP mounts (wirebonds) the OSA  OE part and mounting cost is ~$350 / die 5

Optical Link Notes 6

ATCA Sub-ROD Development (BNL)

ATCA Sub-ROD Development  AdvancedTCA 8U Module With separated +5V power connector and Gigabit Ethernet connector on front panel, it allows testing of main functions without ATCA crate IPMI development is underway, using development document and source code from DESY. Even though we use different processor, all the code is in C which helps software porting  One sub-ROD module was shipped to Dresden in late June/early July  High Speed Parallel Optical Links and FPGA SERDES Self loopback test works at 3.2Gbps on 12 channels, 40Gbps total bandwidth Sub-ROD (and sub-ROD injector) still awaiting 75 Gbps transceivers from Reflex Photonics Present plan is to do another round of sub-ROD and sub-ROD injector integration tests in October using Emcore parts which can run over spec (~5 Gbps)

ATCA Sub-ROD Injector (AZ)  Sub-rod injector ATCA card also now available 9

ATCA Sub-ROD Injector (AZ)  Testing with test ATCA backplane 10

ATCA Sub-ROD Injector (AZ)  Details of test backplane 11

ATCA Sub-ROD Injector (AZ)  Eventual testing in ATCA crate We received this demo model from ASIS 12

ROD in ATCA/AMC Form Factor  Present plan is to build processing units (ROD or ROD injectors) in AMC format on ATCA cards  ROBs would also reside in ATCA crate 13

ROD in ATCA/AMC Form Factor  AMC cards are Processing Units Contain optical receivers and FPGA based SERDES Perform energy calculations and partial Level-1 sums High speed, low latency connections for Level-1 sums require communication between AMC modules and possibly between different ATCA carriers Processing units can be developed independently of ATCA carrier board (using MicroTCA crate)  ATCA Carrier Board  Provides connections between AMC modules and also to ATCA backplane  Low latency switching protocol  Possible connection to ROB via 10G Ethernet  Provides connections to rear transition board for Level- 1 sums 14

AMC Card using LOB 15  4 x 12 channels per AMC card Stratix IV has 48 transceiver 8.5 Gbps  4 AMC cards per ATCA (ROD) EPROM DDR3 Flash Ethernet PCI Express Driver Microcontroller

AMC Card using LOB 16  4 x 12 channels per AMC card  Stratix IV has 48 transceiver 8.5 Gbps  4 AMC cards per ATCA (ROD)

AMC Sub-ROD  Two ATCA boards per half barrel FEC 2 SNAP12 connectors / AMC card x 1 FEB/SNAP12 x 4 AMC cards = 8 FEBs Assumes 10 Gbps transmission  One ATCA board per half barrel FEC 4 optical connectors / AMC card x 1 FEB / SNAP12 x 4 AMC cards = 16 FEBs This eliminates data transmission between different ATCA boards eases processing of the Level-1 trigger sum  The MTP connectors utilize the same MT ferrules and package them in a push-pull keyed connector housing for quick and easy connection The width of MTP connector is ~15mm, which is more than twice of the width of MT connector  Molex high density optical MT connectors Circular MT: single MT ferrule, 12 to 72 fibers per ferrule 1x6 Array: 6 MT ferrules, 12 fibers per ferrule  Both Molex and Tyco offer high density optical MT cable assemblies using 72-fiber MT ferrule in the industry standard MTP connector MTP Connector Disassembly of MTP Connector MT Connector

sLHC LAr ROD Upgrade R&D  Mailing list  CERN espace  Phone meeting First meeting was organized on Sept. 11 th ; people from Univ. of Arizona, BNL, Dresden, LAPP and Stony Brook Univ. were connected Goal was to update what everybody’s been working on and discuss how to proceed Plan to continue this phone meeting once a month